Electronic Components Datasheet Search
  English  ▼

X  

M68HC08 Datasheet(PDF) 180 Page - Freescale Semiconductor, Inc

Part # M68HC08
Description  Microcontrollers
PDF  288 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

M68HC08 Datasheet(HTML) 180 Page - Freescale Semiconductor, Inc

Back Button M68HC08 Datasheet HTML 176Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 177Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 178Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 179Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 180Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 181Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 182Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 183Page - Freescale Semiconductor, Inc M68HC08 Datasheet HTML 184Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 180 / 288 page
background image
Multi-Master IIC Interface (MMIIC)
Data Sheet
MC68HC908BD48 — Rev. 2.1
180
Multi-Master IIC Interface (MMIIC)
Freescale Semiconductor
This Multi-master IIC module uses the IICSCL clock line and the IICSDA
data line to communicate with external DDC host or IIC interface. These
two pins are shared with port pins PTD5 and PTD6 respectively. The
outputs of IICSDA and IICSCL pins are open-drain type — no clamping
diode is connected between the pin and internal VDD. The maximum
data rate typically is 750k-bps. The maximum communication length and
the number of devices that can be connected are limited by a maximum
bus capacitance of 400pF.
14.3 Features
•
Compatibility with multi-master IIC bus standard
•
Software controllable acknowledge bit generation
•
Interrupt driven byte by byte data transfer
•
Calling address identification interrupt
•
Auto detection of R/W bit and switching of transmit or receive
mode
•
Detection of START, repeated START, and STOP signals
•
Auto generation of START and STOP condition in master mode
•
Arbitration loss detection and No-ACK awareness in master mode
•
8 selectable baud rate master clocks
•
Automatic recognition of the received acknowledge bit
14.4 I/O Pins
The MMIIC module uses two I/O pins, shared with standard port I/O pins.
The full name of the MMIIC I/O pins are listed in Table 14-1
. The generic
pin name appear in the text that follows.
Table 14-1. Pin Name Conventions
MMIIC
Generic Pin Names:
Full MCU Pin Names:
Pin Selected for
IIC Function By:
SDA
PTD6/IICSDA
IICDATE bit in PDCR ($0049)
SCL
PTD5/IICSCL
IICSCLE bit in PDCR ($0049)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com