AX88796ALF datasheet(24/68 Pages) ASIX

24 / 68 page

AX88796ALF

3-in-1 Local Bus Fast Ethernet Controller

4.2 Buffer Management Operation

There are four buffer memory access types used in AX88796A.

1. Packet Reception (Write data to memory from MAC)

2. Packet Transmission (Read data from memory to MAC)

3. Filling Packets to Transmit Buffer (Host fill data to memory)

4. Removing Packets from the Receive Buffer Ring (Host read data from memory)

The type 1 and 2 operations act as Local DMA. Type 1 does Local DMA write operation and type 2 does Local

DMA read operation. The type 3 and 4 operations act as Remote DMA. Type 3 does Remote DMA write

operation and type 4 does Remote DMA read operation.

4.2.1

Packet Reception

The Local DMA receives channel uses a Buffer Ring Structure comprised of a series of contiguous fixed

length 256 byte (128 word) buffers for storage of received packets. The location of the Receive Buffer Ring is

programmed in two registers, a Page Start and a Page Stop Register. Ethernet packets consist of minimum

packet size (64 bytes) to maximum packet size (1522 bytes), the 256 byte buffer length provides a good

compromise between short packets and longer packets to most efficiently use memory. In addition these

buffers provide memory resources for storage of back-to-back packets in loaded networks. Buffer

Management Logic in the AX88796A controls the assignment of buffers for storing packets. The Buffer

Management Logic provides three basic functions: linking receive buffers for long packets, recovery of

buffers when a packet is rejected, and recalculation of buffer pages that have been read by the host.

At initialization, a portion of the 16k byte (or 8k word) address space is reserved for the receiver buffer ring.

Two eight bit registers, the Page Start Address Register (PSTART) and the Page Stop Address Register

(PSTOP) define the physical boundaries of where the buffers reside. The AX88796A treats the list of buffers

as a logical ring; whenever the DMA address reaches the Page Stop Address, the DMA is reset to the Page

Start Address.

Buffer #1

Buffer #2

Buffer #3

…

Buffer #n

Physical Memory Map

Logic Receive Buffer Ring

Fig - 8

Receive Buffer Ring

4000h

8000h

Page Start

Page Stop

…

n-2

n-1

AX88796ALF Datasheet(PDF) 24 Page - ASIX Electronics Corporation

AX88796ALF Datasheet(HTML) 24 Page - ASIX Electronics Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

Datasheet Download

Link URL