AX88796ALF datasheet(44/68 Pages) ASIX

44 / 68 page

AX88796ALF

3-in-1 Local Bus Fast Ethernet Controller

5.2.2 MR1 – Status Register Bit Descriptions

FIELD

TYPE

DESCRIPTION

1.15 (T4ABLE)

100Base-T4 Ability. This bit will always be a 0.

0: Not able.

1: Able.

1.14 (TXFULDUP)

100Base-TX Full-Duplex Ability. This bit will always be a 1.

0: Not able.

1: Able.

1.13 (TXHAFDUP)

100Base-TX Half-Duplex Ability. This bit will always be a 1.

0: Not able.

1: Able.

1.12 (ENFULDUP)

10Base-T Full-Duplex Ability. This bit will always be a 1.

0: Not able.

1: Able.

1.11 (ENHAFDUP)

10Base-T Half-Duplex Ability. This bit will always be a 1.

0: Not able.

1: Able.

1.10:7 (RESERVED)

Reserved. All bits will read as a 0.

1.6 (NO_PA_OK)

Suppress Preamble.

0 = AX88796A only accepts MII management frames without preamble

suppressed.

1.5 (NWAYDONE)

Autonegotiation Complete. When this bit is a 1, it indicates the

autonegotiation process has been completed. The contents of registers MR4,

MR5, MR6, and MR7 are now valid. The default value is a 0. This bit is reset

when autonegotiation is started.

1.4 (REM_FLT)

Remote Fault. When this bit is a 1, it indicates a remote fault has been

detected. This bit will remain set until cleared by reading the register. The

default is a 0.

1.3 (NWAYABLE)

Autonegotiation Ability. When this bit is a 1, it indicates the ability to

perform autonegotiation. The value of this bit is always a 1.

1.2 (LSTAT_OK)

Link Status. When this bit is a 1, it indicates a valid link has been

established. This bit has a latching function: a link failure will cause the bit to

clear and stay cleared until it has been read via the management interface.

1.1 (JABBER)

Jabber Detect. This bit will be a 1 whenever a jabber condition is detected.

It will remain set until it is read, and the jabber condition no longer exists.

1.0 (EXT_ABLE)

Extended Capability. This bit indicates that the PHY supports the extended

5.2.3 MR2, MR3 – Identification Registers (1 and 2) Bit Descriptions

FIELD

TYPE

DESCRIPTION

2.15:0 (OUI[3:18])

Organizationally Unique Identifier. The third through the twenty-fourth

bit of the OUI assigned to the PHY manufacturer by the IEEE are to be

placed in bits. 2.15:0 and 3.15:10. This value is programmable.

Default value: 16’h003b.

3.15:10 (OUI[19:24])

Organizationally Unique Identifier. The remaining 6 bits of the OUI. The

value for bits 24:19 is programmable.

Default value: 6’h06.

3.9:4 (MODEL[5:0])

Model Number. 6-bit model number of the device. The model number is

programmable.

Default value: 6’h02.

3.3:0 (VERSION[3:0])

Revision Number. The value of the present revision number. The version

number is programmable.

Default value: 4’h1.

AX88796ALF Datasheet(PDF) 44 Page - ASIX Electronics Corporation

AX88796ALF Datasheet(HTML) 44 Page - ASIX Electronics Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

Datasheet Download

Link URL