Electronic Components Datasheet Search
  English  ▼

X  

PM7344 Datasheet(PDF) 171 Page - PMC-Sierra, Inc

Part # PM7344
Description  SATURN QUAD T1/E1 MULTI-PHY USER NETWORK INTERFACE DEVICE
PDF  293 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7344 Datasheet(HTML) 171 Page - PMC-Sierra, Inc

Back Button PM7344 Datasheet HTML 167Page - PMC-Sierra, Inc PM7344 Datasheet HTML 168Page - PMC-Sierra, Inc PM7344 Datasheet HTML 169Page - PMC-Sierra, Inc PM7344 Datasheet HTML 170Page - PMC-Sierra, Inc PM7344 Datasheet HTML 171Page - PMC-Sierra, Inc PM7344 Datasheet HTML 172Page - PMC-Sierra, Inc PM7344 Datasheet HTML 173Page - PMC-Sierra, Inc PM7344 Datasheet HTML 174Page - PMC-Sierra, Inc PM7344 Datasheet HTML 175Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 171 / 293 page
background image
PM7344 S/UNI-MPH
DATA SHEET
PMC-950449
ISSUE 6
MULTI-PHY USER NETWORK INTERFACE
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
155
Registers 045H, 145H, 245H and 345H: E1-TRAN Transmit Alarm/Diagnostic
Control
Bit
Type
Function
Default
Bit 7
R/W
Reserved
0
Bit 6
R/W
FPATINV
0
Bit 5
R/W
SPLRINV
0
Bit 4
R/W
Reserved
0
Bit 3
R/W
REMAIS
0
Bit 2
R/W
Reserved
0
Bit 1
R/W
Reserved
0
Bit 0
R/W
AIS
0
Reserved:
The reserved bit must be programmed to logic 0 for correct operation.
FPATINV:
The FPATINV bit is a diagnostic control bit. When set to logic 1, FPATINV
forces the frame alignment signal (FAS) written into TS0 to be inverted (i.e.,
the correct FAS, 0011011, is substituted with 1100100). When set to logic 0,
the FAS is unchanged.
SPLRINV:
The SPLRINV bit is a diagnostic control bit. When set to logic 1, SPLRINV
forces the "spoiler bit" written into bit 2 of TS0 of NFAS frames to be inverted
(i.e., the spoiler bit is forced to 0); when set to logic 0, the spoiler bit is
unchanged.
REMAIS:
The REMAIS bit controls the transmission of the remote alarm indication
signal. A logic 1 in the REMAIS bit position causes bit 3 of NFAS frames to
be forced to logic 1; otherwise, bit 3 of NFAS frames is determined by the
settings in the Transmit Configuration Register.
AIS:
The AIS bit enables the TRAN to generate an unframed all-ones AIS alarm.
When AIS is set to logic 1, the TDP/TDN[x] outputs are forced to pulse



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com