Electronic Components Datasheet Search
  English  ▼

X  

PM7344 Datasheet(PDF) 173 Page - PMC-Sierra, Inc

Part # PM7344
Description  SATURN QUAD T1/E1 MULTI-PHY USER NETWORK INTERFACE DEVICE
PDF  293 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7344 Datasheet(HTML) 173 Page - PMC-Sierra, Inc

Back Button PM7344 Datasheet HTML 169Page - PMC-Sierra, Inc PM7344 Datasheet HTML 170Page - PMC-Sierra, Inc PM7344 Datasheet HTML 171Page - PMC-Sierra, Inc PM7344 Datasheet HTML 172Page - PMC-Sierra, Inc PM7344 Datasheet HTML 173Page - PMC-Sierra, Inc PM7344 Datasheet HTML 174Page - PMC-Sierra, Inc PM7344 Datasheet HTML 175Page - PMC-Sierra, Inc PM7344 Datasheet HTML 176Page - PMC-Sierra, Inc PM7344 Datasheet HTML 177Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 173 / 293 page
background image
PM7344 S/UNI-MPH
DATA SHEET
PMC-950449
ISSUE 6
MULTI-PHY USER NETWORK INTERFACE
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
157
Registers 046H, 146H, 246H and 346H: E1-TRAN International/National
Control
Bit
Type
Function
Default
Bit 7
R/W
Si[1]
1
Bit 6
R/W
Si[0]
1
Bit 5
Unused
X
Bit 4
R/W
Sn[4]
1
Bit 3
R/W
Sn[5]
1
Bit 2
R/W
Sn[6]
1
Bit 1
R/W
Sn[7]
1
Bit 0
R/W
Sn[8]
1
Sn[4:8]:
Sn[4:8] of this register are substituted in bit positions 4 to 8, respectively, of
TS0 of each NFAS frame when framing generation (FDIS = 0) is enabled.
When FDIS is logic 1, the contents of this register are ignored and replaced
with either the TS0 datalink bits (if enabled) or random arbitrary data from the
serial input to the E1 TRAN block.
Si[1:0]:
The bits Si[1] and Si[0] correspond to the International bits. The Si[1] and
Si[0] bits can be programmed to any value and will be inserted into bit 1 of
each FAS frame and NFAS frame, respectively, when CRC multiframe
generation is disabled. When CRC multiframe generation is enabled, both
Si[1] and Si[0] are ignored if FEBE indication is enabled; if FEBEDIS is a logic
1 the values programmed in the Si[1] and Si[0] bit positions are inserted into
the spare bit locations of frame 13 and frame 15, respectively, of the CRC
multiframe.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com