Electronic Components Datasheet Search
  English  ▼

X  

PM7344 Datasheet(PDF) 183 Page - PMC-Sierra, Inc

Part # PM7344
Description  SATURN QUAD T1/E1 MULTI-PHY USER NETWORK INTERFACE DEVICE
PDF  293 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM7344 Datasheet(HTML) 183 Page - PMC-Sierra, Inc

Back Button PM7344 Datasheet HTML 179Page - PMC-Sierra, Inc PM7344 Datasheet HTML 180Page - PMC-Sierra, Inc PM7344 Datasheet HTML 181Page - PMC-Sierra, Inc PM7344 Datasheet HTML 182Page - PMC-Sierra, Inc PM7344 Datasheet HTML 183Page - PMC-Sierra, Inc PM7344 Datasheet HTML 184Page - PMC-Sierra, Inc PM7344 Datasheet HTML 185Page - PMC-Sierra, Inc PM7344 Datasheet HTML 186Page - PMC-Sierra, Inc PM7344 Datasheet HTML 187Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 183 / 293 page
background image
PM7344 S/UNI-MPH
DATA SHEET
PMC-950449
ISSUE 6
MULTI-PHY USER NETWORK INTERFACE
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
167
Registers 055H, 155H, 255H and 355H: PDVD Interrupt Enable/Status
Bit
Type
Function
Default
Bit 7
Unused
X
Bit 6
Unused
X
Bit 5
Unused
X
Bit 4
R
PDV
0
Bit 3
R
Z16DI
0
Bit 2
R
PDVI
0
Bit 1
R/W
Z16DE
0
Bit 0
R/W
PDVE
0
These registers are used to monitor pulse density violations when the T1 format
is enabled.
PDVE:
The PDVE bit enables an interrupt to be generated on the INTB pin when a
change in the pulse density is detected. When PDVE is set to logic 1, an
interrupt is generated whenever a pulse density violation occurs or when the
pulse density ceases to exist. When PDVE is set to logic 0, interrupt
generation by pulse density violations is disabled.
Z16DE:
The Z16DE bit enables an interrupt to be generated on the INTB pin when
16 consecutive zeros are detected. When Z16DE is set to logic 1, interrupt is
generation is enabled. When Z16DE is set to logic 0, interrupt generation is
disabled.
PDVI, Z16DI:
The PDVI and Z16DI bits identify the source of a generated interrupt. PDVI is
a logic 1 whenever a change in the pulse density violation state occurs. PDVI
is cleared to 0 when this register is read. Z16DI is a logic 1 whenever 16
consecutive zeros are detected. Z16DI is cleared to 0 when this register is
read.
PDV:
The PDV bit indicates the current state of the pulse density violation detector.
When PDV is a logic 1, a violation of the pulse density rule has been



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com