PM7367 datasheet(97/323 Pages) PMC

97 / 323 page

PM7367 FREEDM-32P32

DATA SHEET

PMC-1991499

ISSUE 2

FRAME ENGINE AND DATA LINK MANAGER

PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMER’S INTERNAL USE

interrupts are disabled and may be polled to detect receive packet format

error events.

RFOVRE:

The receive FIFO overrun error interrupt enable bit (RFOVRE) enables

receive FIFO overrun error interrupts to the PCI host. When RFOVRE is set

high, attempts to write data into the logical FIFO of a channel when it is

already full will cause an interrupt to be generated on the PCIINTB output.

Interrupts are masked when RFOVRE is set low. However, the RFOVRI bit

remains valid when interrupts are disabled and may be polled to detect

receive FIFO overrun events.

RPQSFE:

The receive packet descriptor small buffer free queue cache read interrupt

enable bit (RPQSFE) enables receive packet descriptor small free queue

cache read interrupts to the PCI host. When RPQSFE is set high, reading a

programmable number of RPDR blocks from the RPDR Small Buffer Free

Queue will cause an interrupt to be generated on the PCIINTB output.

Interrupts are masked when RPQSFE is set low. However, the RPQSFI bit

remains valid when interrupts are disabled and may be polled to detect

RPDR small buffer free queue cache read events.

RPQLFE:

The receive packet descriptor large buffer free queue cache read interrupt

enable bit (RPQLFE) enables receive packet descriptor large free queue

cache read interrupts to the PCI host. When RPQLFE is set high, reading a

programmable number of RPDR blocks from the RPDR Large Buffer Free

Queue will cause an interrupt to be generated on the PCIINTB output.

Interrupts are masked when RPQLFE is set low. However, the RPQLFI bit

remains valid when interrupts are disabled and may be polled to detect

RPDR large buffer free queue cache read events.

RPQRDYE:

The receive packet descriptor ready queue write interrupt enable bit

(RPQRDYE) enables receive packet descriptor ready queue write interrupts

to the PCI host. When RPQRDYE is set high, writing a programmable

number of RPDRs to the RPDR Ready Queue will cause an interrupt to be

generated on the PCIINTB output. Interrupts are masked when RPQRDYE is

set low. However, the RPQRDYI bit remains valid when interrupts are

disabled and may be polled to detect RPDR ready queue write events.

PM7367 Datasheet(PDF) 97 Page - PMC-Sierra, Inc

PM7367 Datasheet(HTML) 97 Page - PMC-Sierra, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL