405EX datasheet(53/67 Pages) AMCC

53 / 67 page

PPC405EX – PowerPC 405EX Embedded Processor

Revision 1.09 - August 21, 2007

AMCC Proprietary

Preliminary Data Sheet

Table 16. Peripheral Interface I/O Clock Timings

Clock

Min

Max

Units

GMCTxClk frequency

125

MHz

GMCTxClk high time

45% of nominal

–

GMCTxClk low time

55% of nominal

–

GMCRxClk frequency

125

MHz

GMCRxClk high time

45% of nominal

–

GMCRxClk low time

55% of nominal

–

GMCGTxClk

125

MHz

GMCMDClk

2.5

MHz

GMCRefClk

125

MHz

GMCRefClk edge stability (phase jitter, cycle-to-cycle)

± 0.1

GMCRefClk rise time

0.4

GMCRefClk high time

40% of nominal

–

GMCRefClk low time

60% of nominal

–

GMCnRxClk

125

MHz

GMCnTxClk

125

MHz

UARTSerClk

1000/(2TOPB1 + 2ns)

MHz

TmrClk

100

MHz

PerClk

100

MHz

TCK

MHz

USB2Clk (60MHz ± 0.05%)

57.97

60.03

MHz

PCIEnClkC, T (Differential clock input)

100

250

MHz

Notes:

1. TOPB is the period in ns of the OPB clock. The internal OPB clock runs at an integral divisor ratio of the frequency of the PLB clock. The

maximum OPB clock frequency is 100MHz.

405EX Datasheet(PDF) 53 Page - Applied Micro Circuits Corporation

405EX Datasheet(HTML) 53 Page - Applied Micro Circuits Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

Datasheet Download

Link URL