| Electronic Components Datasheet Search |
|
GL819 Datasheet(PDF) 29 Page - GENESYS LOGIC |
|
|
|||||||||||||||||||||||||||||
GL819 Datasheet(HTML) 29 Page - GENESYS LOGIC |
|
29 / 34 page ![]() GL819 USB 2.0 Generation 3 Multi-I/F Card Reader Controller ©2000-2007 Genesys Logic Inc. - All rights reserved. Page 29 6.5.7 Secure Digital / MultiMedia Card Normal Mode: Clock Input Output t ODLY f PP t WL t ISU t THL t TLH t IH t WH Figure 6.7 - Timing Diagram of Secure Digital / MultiMedia Card SD Interface Timing (CL = 30PF) SYMBOL PARAMETER CLOCK RATE UNIT fPP Clock frequency Data Transfer Mode 24 20 15 6 MHz fOD Clock frequency Identification Mode 375 375 375 375 KHz tWL Clock low time (min) 18 22 30 80 ns tWH Clock high time (min) 18 22 30 80 ns tTLH Clock rise time (max) 3 3 3 3 ns tTHL Clock fall time (max) 3 3 3 3 ns tISU Input set-up time (min) 5 5 5 5 ns tIH Input hold time (min) 5 5 5 5 ns tODLY Output delay time (max) 14 14 14 14 ns |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |