MF5438AMEP datasheet(9/100 Pages) TI2

9 / 100 page

MSP430F5438A-EP

www.ti.com

SLAS967A – JANUARY 2014 – REVISED JANUARY 2014

Table 2. Terminal Functions (continued)

TERMINAL

NO.

I/O(1)

DESCRIPTION

NAME

GQW

General-purpose digital I/O

Clock signal input – USCI_B2 SPI slave mode

P9.3/UCB2CLK/UCA2STE

I/O

Clock signal output – USCI_B2 SPI master mode

Slave transmit enable – USCI_A2 SPI mode

General-purpose digital I/O

P9.4/UCA2TXD/UCA2SIMO

C11

I/O

Transmit data – USCI_A2 UART mode

Slave in, master out – USCI_A2 SPI mode

General-purpose digital I/O

P9.5/UCA2RXD/UCA2SOMI

B12

I/O

Receive data – USCI_A2 UART mode

Slave out, master in – USCI_A2 SPI mode

P9.6

B11

I/O

General-purpose digital I/O

P9.7

A12

I/O

General-purpose digital I/O

Slave transmit enable – USCI_B3 SPI mode

P10.0/UCB3STE/UCA3CLK

I/O

Clock signal input – USCI_A3 SPI slave mode

Clock signal output – USCI_A3 SPI master mode

General-purpose digital I/O

P10.1/UCB3SIMO/UCB3SDA

A11

I/O

Slave in, master out – USCI_B3 SPI mode

I2C data – USCI_B3 I2C mode

General-purpose digital I/O

P10.2/UCB3SOMI/UCB3SCL

I/O

Slave out, master in – USCI_B3 SPI mode

I2C clock – USCI_B3 I2C mode

General-purpose digital I/O

Clock signal input – USCI_B3 SPI slave mode

P10.3/UCB3CLK/UCA3STE

B10

I/O

Clock signal output – USCI_B3 SPI master mode

Slave transmit enable – USCI_A3 SPI mode

General-purpose digital I/O

P10.4/UCA3TXD/UCA3SIMO

A10

I/O

Transmit data – USCI_A3 UART mode

Slave in, master out – USCI_A3 SPI mode

General-purpose digital I/O

P10.5/UCA3RXD/UCA3SOMI

I/O

Receive data – USCI_A3 UART mode

Slave out, master in – USCI_A3 SPI mode

P10.6

I/O

General-purpose digital I/O

P10.7

I/O

General-purpose digital I/O

P11.0/ACLK

I/O

ACLK output (divided by 1, 2, 4, 8, 16, or 32)

General-purpose digital I/O

P11.1/MCLK

I/O

MCLK output

General-purpose digital I/O

P11.2/SMCLK

I/O

SMCLK output

DVCC4

Digital power supply

DVSS4

Digital ground supply

General-purpose digital I/O

P5.2/XT2IN

I/O

Input terminal for crystal oscillator XT2

General-purpose digital I/O

P5.3/XT2OUT

I/O

Output terminal of crystal oscillator XT2

Test mode pin – Selects four wire JTAG operation.

TEST/SBWTCK(3)

Spy-Bi-Wire input clock when Spy-Bi-Wire operation activated

General-purpose digital I/O

PJ.0/TDO(4)

I/O

JTAG test data output port

General-purpose digital I/O

PJ.1/TDI/TCLK(4)

I/O

JTAG test data input or test clock input

(3)

See Bootstrap Loader (BSL) and JTAG Operation for use with BSL and JTAG functions, respectively.

(4)

See JTAG Operation for use with JTAG function.

Submit Documentation Feedback

MF5438AMEP Datasheet(PDF) 9 Page - Texas Instruments

MF5438AMEP Datasheet(HTML) 9 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

Datasheet Download

Link URL