DA9313 datasheet(48/55 Pages) RENESAS

48 / 55 page

DA9313

High Efficiency Dual Cell Switched Capacitor Divider

Datasheet

Revision 3.6

16-Jun-2023

CFR0011-120-00

48 of 55

Bit

Mode

Symbol

Description

Reset

2:0

R/W

VBAT_UV_WARN

000: 5.2 V

001: 5.4 V

010: 5.6 V

011: 5.8 V

100: 6.0 V

101: 6.2 V

110: 6.4 V

111: 6.6 V

0x1

Table 33: CONFIG_D 0x14

Bit

Mode

Symbol

Description

Reset

7:4

R/W

Reserved

0xC

3:0

R/W

IF_BASE_ADDR1

I2C uses slave address as follows:

IF_BASE_ADDR1 = 4 MSBs of 7 Bit I2C slave

address (XXXX000)

Example:

For code XXXX = 1101

110_1000: Slave address of I2C interface = 0x68.

0xD

Table 34: VARIANT_ID 0x30

Bit

Mode

Symbol

Description

Reset

7:4

R/W

MRC

Read-back of mask revision code (MRC)

-code 0 to AA die release

0x0

3:0

R/W

VRC

Read-back of package variant code (VRC)

-indicates type of package option

0x0

Table 35: DEVICE_ID 0x31

Bit

Mode

Symbol

Description

Reset

7:0

DEVICE_ID

Device ID: 0x81

0x81

Table 36: CUSTOMER_ID 0x32

Bit

Mode

Symbol

Description

Reset

7:0

R/W

CUSTOMER_ID

ID for customer and target application platform,

written during production of variant

0x0

DA9313 Datasheet(PDF) 48 Page - Renesas Technology Corp

DA9313 Datasheet(HTML) 48 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55

Datasheet Download

Link URL