BUF22821

www.ti.com

SBOS399D

– JUNE 2007 – REVISED JULY 2011

ELECTRICAL CHARACTERISTICS

Boldface limits apply over the specified temperature range, TA = –40°C to +85°C.

At TA = +25°C, VS = +18V, VSD = +2V, RL = 1.5kΩ connected to ground, and CL = 200pF, unless otherwise noted.

BUF22821

PARAMETER

CONDITIONS

MIN

TYP

MAX

UNIT

ANALOG GAMMA BUFFER CHANNELS

Reset Value

Code 512

9

V

OUT 1

–22 Output Swing: High

Code = 1023, Sourcing 10mA

17.7

17.85

V

OUT 1

–22 Output Swing: Low

Code = 0, Sinking 10mA

0.07

0.2

V

STATINH Output Swing: High

VIN = 18V, Sourcing 10mA

17.7

17.85

V

STATINL Output Swing: Low

VIN = 0V, Sinking 10mA

0.17

0.25

V

VCOM1, 2 Output Swing: High

Code = 1023, Sourcing 100mA

13

16.2

V

VCOM1, 2 Output Swing: Low

Code = 0, Sinking 100mA

0.6

2

V

Continuous Output Current

Note (1)

30

mA

Output Accuracy

±20

±50

mV

vs Temperature

Code 512

±25

μV/°C

Integral Nonlinearity

INL

0.3

Bits

Differential Nonlinearity

DNL

0.3

Bits

Load Regulation, 10mA

REG

Code 512 or VCC/2, IOUT = +5mA to –5mA Step

0.5

1.5

mV/mA

OTP MEMORY

Number of OTP Write Cycles

16

Cycles

Memory Retention

100

Years

ANALOG POWER SUPPLY

Operating Range

9

20

V

Total Analog Supply Current

IS

Outputs at Reset Values, No Load

12

17

mA

Over Temperature

18

mA

DIGITAL

Logic 1 Input Voltage

VIH

0.7

× VSD

V

Logic 0 Input Voltage

VIL

0.3

× VSD

V

Logic 0 Output Voltage

VOL

ISINK = 3mA

0.15

0.4

V

Input Leakage

±0.01

±10

μA

Clock Frequency

fCLK

Standard/Fast Mode

400

kHz

High-Speed Mode

3.4

MHz

DIGITAL POWER SUPPLY

Operating Range

VSD

2.0

5.5

V

Digital Supply Current

ISD

Outputs at Reset Values, No Load, Two-Wire Bus Inactive

115

150

μA

Over Temperature

115

μA

TEMPERATURE RANGE

Specified Range

–40

+85

°C

Operating Range

Junction Temperature

< +125°C

–40

+95

°C

Storage Range

–65

+150

°C

Thermal Resistance(1)

θJA

HTSSOP-38

Note (1)

40

°C/W

(1)

Thermal pad attached to printed circuit board (PCB), 0lfm airflow, JEDEC High-K test board.

Copyright

© 2007–2011, Texas Instruments Incorporated

3