Electronic Components Datasheet Search
  English  ▼

X  

LM98519 Datasheet(PDF) 8 Page - Texas Instruments

Part # LM98519
Description  LM98519 10-bit 65 MSPS 6 Channel Imaging Signal Processor
PDF  59 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

LM98519 Datasheet(HTML) 8 Page - Texas Instruments

Back Button LM98519 Datasheet HTML 4Page - Texas Instruments LM98519 Datasheet HTML 5Page - Texas Instruments LM98519 Datasheet HTML 6Page - Texas Instruments LM98519 Datasheet HTML 7Page - Texas Instruments LM98519 Datasheet HTML 8Page - Texas Instruments LM98519 Datasheet HTML 9Page - Texas Instruments LM98519 Datasheet HTML 10Page - Texas Instruments LM98519 Datasheet HTML 11Page - Texas Instruments LM98519 Datasheet HTML 12Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 59 page
background image
LM98519
SNAS425C – OCTOBER 2007 – REVISED OCTOBER 2014
www.ti.com
Electrical Characteristics (continued)
The following specifications apply for VDDA = VDDD = VDDO = 3.3 V; FMCLK = 65 Ms/s and TA =+25°C unless otherwise
noted. Boldface limits apply for TA = TMIN to TMAX. All other limits apply for TA =+25°C.
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
OFFSET FDAC (±10 bits)
Large FDAC range
102
110.5
120
DAC Full Scale (input referred)
±mV
Small FDAC range
51
59.5
68
DAC Monotonicity
Monotonic
OFFSET CDAC (±4 bits)
DAC Full Scale (input referred)
255
277
300
±mV
DAC Monotonicity
Monotonic
LOGIC I/O DC PARAMETERS
Logic Input Voltage High
SHP, SHD, CLPIN, BLKCLP,
VIH
2.0
V
AGC_ONB, MCLK, SCLK, SDI,
SENB
Logic Input Voltage Low
SHP, SHD, CLPIN, BLKCLP,
VIL
0.8
AGC_ONB, MCLK, SCLK, SDI,
SENB
Excludes AGC_ONB, BLKCLP,
IIN
Logic Input Leakage
SENB, RESETB due to pull-ups or
–100
65
100
nA
pull-downs on those pins
VDDD = 3.6 V, Iout = -0.5 mA
3.3
3.56
VOH
Logic Output Voltage High
V
VDDD = 3.0 V, Iout = -0.5 mA
2.7
2.9
VDDD = 3.6 V, Iout = 1.6 mA
0.11
0.2
VOL
Logic Output Voltage Low
V
VDDD = 3.0 V, Iout = 1.6 mA
0.11
0.2
VRES
Power On Reset Threshold
From simulation
1.18
1.5
V
AFE/ADC TIMING
6 channel mode
10
65
fMCLK
MCLK frequency
MHz
3 channel mode
10
32.5
MCLK Duty Cycle
45%
55%
6 Channel Mode
5
32.5
Input Sampling Rate
MS/s
3 Channel Mode
10
32.5
MCLK Present Mode
2
tMCLK
tRESET
RESETB Pulse Width
MCLK Idle Mode
50
ns
MCLK Present Mode (ensured by
3
tMCLK
design)
tRESET_CLR RESETB Clear Time
MCLK Idle Mode (ensured by
10
ns
design)
tSHD
SHP/SHD high period
Ensured by design
8.2
ns
8
Submit Documentation Feedback
Copyright © 2007–2014, Texas Instruments Incorporated
Product Folder Links: LM98519



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com