| Electronic Components Datasheet Search |
|
LM98519 Datasheet(PDF) 12 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
LM98519 Datasheet(HTML) 12 Page - Texas Instruments |
|
12 / 59 page ![]() OSR1/2 OSG1/2 OSB1/2 SAMPLE HOLD MCLK DATA Pixel(n) Pixel(n+1) t AD t AD t SHD t HMC t MCH t LAT(2) t LAT(1) Ch.1(n) Ch.2(n) Ch.1(n+1) t OD1 t OD2 t MCLK t CL t CH Above timing relationships between SAMPLE, HOLD and MCLK are for AFEPHASE = 11. For other AFEPHASE settings, the sampling timing can move earlier by ¼, ½, or ¾ pixel period with respect to MCLK, but the latency as shown above will remain constant. MCLK SAMPLE Pixel(n) Pixel(n+1) HOLD OSR1/2 OSG1/2 OSB1/2 tSHD tAD tHMC tMCH tLAT(1) tLAT(2) tCL tCH tMCLK DATA Ch.1(n) Ch.2(n) Ch2.(n+1) Ch1.(n+1) Above timing relationships between SAMPLE, HOLD and MCLK are for AFEPHASE = 11. For other AFEPHASE settings, the sampling timing can move earlier by ¼, ½ or ¾ pixel period with respect to MCLK, but the latency as shown above will remain constant. tOD tOD tAD LM98519 SNAS425C – OCTOBER 2007 – REVISED OCTOBER 2014 www.ti.com Figure 4. Output Latency and Timing – 6 Channel Mode – ADC Rate MCLK Figure 5. Output Latency and Timing – 6 Channel Mode – Pixel Rate MCLK 12 Submit Documentation Feedback Copyright © 2007–2014, Texas Instruments Incorporated Product Folder Links: LM98519 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |