TAS3103ADBT datasheet(127/154 Pages) TI2

127 / 154 page

4−6

4.4.4

Serial Audio Port Master-Mode Signals Over Recommended Operating Conditions

(unless otherwise noted)

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNITS

f(LRCLK)

Frequency LRCLK

kHz

tr(LRCLK)

Rise time, LRCLK

CL = 30 pF

11.4

tf(LRCLK)

Fall time, LRCLK

CL = 30 pF

11.2

f(SCLKOUT)

Frequency (1/tcyc), SCLKOUT1/SCLKOUT2

See Note 1

32 Fs

MHz

tr(SCLKOUT)

Rise time, SCLKOUT1/SCLKOUT2

CL = 30 pF

9.5

tf(SCLKOUT)

Fall time, SCLKOUT1/SCLKOUT2

CL = 30 pF

9.8

tpd1(SCLKOUT1)

Propagation delay, SCLKOUT1 falling edge to LRCLK edge

4.1

tpd1(SCLKOUT2)

Propagation delay, SCLKOUT2 falling edge to LRCLK edge

4.3

tpd2

Propagation delay, SCLKOUT2 falling edge to SDOUT

3.4

tsu

Setup time, SDIN to SCLKOUT1 rising edge

18.4

Hold time, SDIN from SCLKOUT1 rising edge

tsk

Skew time, SCLKOUT1 to SCLKOUT2

0.8

NOTES:

1. :Typical duty cycle is 50/50.

LRCLK

(Output)

SDOUT1

SDOUT2

SDIN1

SDIN2

SDIN3

SCLKOUT1

SCLKOUT2

tr(SCLKOUT)

tf(SCLKOUT)

tsk

tr(SCLKOUT)

tpd1(SCLKOUT2)

tpd1(SCLKOUT1)

tf(LRCLK), tr(LRCLK)

tpd2

tsu

SDOUT3

SDIN4

Figure 4−4. Serial Audio Port Master-Mode Timing Waveforms

TAS3103ADBT Datasheet(PDF) 127 Page - Texas Instruments

TAS3103ADBT Datasheet(HTML) 127 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL