6

ISO224

SBAS738A – JUNE 2018 – REVISED OCTOBER 2018

www.ti.com

Product Folder Links: ISO224

Submit Documentation Feedback

Copyright © 2018, Texas Instruments Incorporated

(1)

Apply creepage and clearance requirements according to the specific equipment isolation standards of an application. Care must be

taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed

circuit board (PCB) do not reduce this distance. Creepage and clearance on a PCB become equal in certain cases. Techniques such as

inserting grooves and ribs on the PCB are used to help increase these specifications.

(2)

This coupler is suitable for safe electrical insulation only within the safety ratings. Compliance with the safety ratings shall be ensured by

means of suitable protective circuits.

(3)

Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.

(4)

Apparent charge is electrical discharge caused by a partial discharge (pd).

(5)

All pins on each side of the barrier are tied together, creating a two-pin device.

7.6 Insulation Specifications

over operating ambient temperature range (unless otherwise noted)

PARAMETER

TEST CONDITIONS

VALUE

UNIT

GENERAL

CLR

External clearance(1)

Shortest pin-to-pin distance through air

≥ 8.5

mm

CPG

External creepage(1)

Shortest pin-to-pin distance across the package surface

≥ 8.5

mm

DTI

Distance through insulation

Minimum internal gap (internal clearance) of the double insulation

≥ 0.021

mm

CTI

Comparative tracking index

DIN EN 60112 (VDE 0303-11); IEC 60112

≥ 600

V

Material group

According to IEC 60664-1

I

Overvoltage category per

IEC 60664-1

Rated mains voltage

≤ 600 VRMS

I-IV

Rated mains voltage

≤ 1000 VRMS

I-III

DIN VDE V 0884-11 (VDE V 0884-11): 2017-01(2)

VIORM

Maximum repetitive peak

isolation voltage

At AC voltage (bipolar or unipolar)

2121

VPK

VIOWM

Maximum-rated

isolation working voltage

At AC voltage (sine wave); time dependent dielectric breakdown (TDDB) test;

see Figure 4

1500

VRMS

At DC voltage

2121

VDC

VIOTM

Maximum transient

isolation voltage

VTEST = VIOTM, t = 60 s (qualification test)

7071

VPK

VTEST = 1.2 × VIOTM, t = 1 s (100% production test)

8485

VIOSM

Maximum surge

isolation voltage(3)

Test method per IEC 60065, 1.2/50-µs waveform,

VTEST = 1.6 × VIOSM = 12800 VPK (qualification)

8000

VPK

qpd

Apparent charge(4)

Method A, after input/output safety test subgroup 2/3,

Vini = VIOTM, tini = 60 s, Vpd(m) = 1.2 × VIORM = 2545 VPK, tm = 10 s

≤ 5

pC

Method A, after environmental tests subgroup 1,

Vini = VIOTM, tini = 60 s, Vpd(m) = 1.6 × VIORM = 3394 VPK, tm = 10 s

≤ 5

Method B1, at routine test (100% production) and preconditioning (type test),

Vini = VIOTM, tini = 1 s, Vpd(m) = 1.875 × VIORM = 3977 VPK, tm = 1 s

≤ 5

CIO

Barrier capacitance,

input to output(5)

VIO = 0.5 VPP at 1 MHz

~1

pF

RIO

Insulation resistance,

input to output(5)

VIO = 500 V at TA = 25°C

> 1012

Ω

VIO = 500 V at 100°C ≤ TA ≤ 125°C

> 1011

VIO = 500 V at TS = 150°C

> 109

Pollution degree

2

Climatic category

55/125/21

UL1577

VISO

Withstand isolation voltage

VTEST = VISO = 5000 VRMS or 7071 VDC, t = 60 s (qualification),

VTEST = 1.2 × VISO = 6000 VRMS, t = 1 s (100% production test)

5000

VRMS