Electronic Components Datasheet Search
  English  ▼

X  

DM505LRBABF Datasheet(PDF) 264 Page - Texas Instruments

Part # DM505LRBABF
Description  DM505 SoC for Vision Analytics 15mm Package (ABF) Silicon Revision 2.0
PDF  295 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

DM505LRBABF Datasheet(HTML) 264 Page - Texas Instruments

Back Button DM505LRBABF Datasheet HTML 260Page - Texas Instruments DM505LRBABF Datasheet HTML 261Page - Texas Instruments DM505LRBABF Datasheet HTML 262Page - Texas Instruments DM505LRBABF Datasheet HTML 263Page - Texas Instruments DM505LRBABF Datasheet HTML 264Page - Texas Instruments DM505LRBABF Datasheet HTML 265Page - Texas Instruments DM505LRBABF Datasheet HTML 266Page - Texas Instruments DM505LRBABF Datasheet HTML 267Page - Texas Instruments DM505LRBABF Datasheet HTML 268Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 264 / 295 page
background image
264
DM505
SPRS976E – NOVEMBER 2016 – REVISED MAY 2018
www.ti.com
Submit Documentation Feedback
Applications, Implementation, and Layout
Copyright © 2016–2018, Texas Instruments Incorporated
Table 7-39. Placement Specifications
No.
PARAMETER
MIN
MAX
UNIT
KOD31
X1
1700
Mils
KOD34
Y1
1800
Mils
KOD35
Y2
600
Mils
KOD36
DDR3 keepout
region(1)
KOD37
Clearance from non-
DDR3 signal to
DDR3 keepout
region (2)(3)
4
W
(1) DDR3 keepout region to encompass entire DDR3 routing area.
(2) Non-DDR3 signals allowed within DDR3 keepout region provided they are separated from DDR3 routing layers by a ground plane.
(3) If a device has more than one DDR controller, the signals from the other controller(s) are considered non-DDR3 and should be
separated by this specification.
7.9.2.7
DDR3 Keepout Region
The region of the PCB used for DDR3 circuitry must be isolated from other signals. The DDR3 keepout
region is defined for this purpose and is shown in Figure 7-48. The size of this region varies with the
placement and DDR routing. Additional clearances required for the keepout region are shown in Table 7-
39. Non-DDR3 signals should not be routed on the DDR signal layers within the DDR3 keepout region.
Non-DDR3 signals may be routed in the region, provided they are routed on layers separated from the
DDR signal layers by a ground layer. No breaks should be allowed in the reference ground layers in this
region. In addition, the 1.5-V DDR3 power plane should cover the entire keepout region. Also note that the
two signals from the DDR3 controller should be separated from each other by the specification in Table 7-
39 (see KOD37).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com