Electronic Components Datasheet Search
  English  ▼

X  

DM505LRBABF Datasheet(PDF) 266 Page - Texas Instruments

Part # DM505LRBABF
Description  DM505 SoC for Vision Analytics 15mm Package (ABF) Silicon Revision 2.0
PDF  295 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

DM505LRBABF Datasheet(HTML) 266 Page - Texas Instruments

Back Button DM505LRBABF Datasheet HTML 262Page - Texas Instruments DM505LRBABF Datasheet HTML 263Page - Texas Instruments DM505LRBABF Datasheet HTML 264Page - Texas Instruments DM505LRBABF Datasheet HTML 265Page - Texas Instruments DM505LRBABF Datasheet HTML 266Page - Texas Instruments DM505LRBABF Datasheet HTML 267Page - Texas Instruments DM505LRBABF Datasheet HTML 268Page - Texas Instruments DM505LRBABF Datasheet HTML 269Page - Texas Instruments DM505LRBABF Datasheet HTML 270Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 266 / 295 page
background image
266
DM505
SPRS976E – NOVEMBER 2016 – REVISED MAY 2018
www.ti.com
Submit Documentation Feedback
Applications, Implementation, and Layout
Copyright © 2016–2018, Texas Instruments Incorporated
Table 7-40. Bulk Bypass Capacitors
NO.
PARAMETER
MIN
MAX
UNIT
1
vdds_ddrx bulk bypass capacitor count(1)
1
Devices
2
vdds_ddrx bulk bypass total capacitance
22
μF
(1) These devices should be placed near the devices they are bypassing, but preference should be given to the placement of the high-
speed (HS) bypass capacitors and DDR3 signal routing.
7.9.2.9
High-Speed Bypass Capacitors
High-speed (HS) bypass capacitors are critcal for proper DDR3 interface operation. It is particularly
important to minimize the parasitic series inductance of the HS bypass capacitors, processor/DDR power,
and processor/DDR ground connections. Table 7-41 contains the specification for the HS bypass
capacitors as well as for the power connections on the PCB. Generally speaking, it is good to:
1. Fit as many HS bypass capacitors as possible.
2. Minimize the distance from the bypass cap to the pins/balls being bypassed.
3. Use the smallest physical sized capacitors possible with the highest capacitance readily available.
4. Connect the bypass capacitor pads to their vias using the widest traces possible and using the largest
hole size via possible.
5. Minimize via sharing. Note the limites on via sharing shown in Table 7-41.
Table 7-41. High-Speed Bypass Capacitors
NO.
PARAMETER
MIN
TYP
MAX
UNIT
1
HS bypass capacitor package size(1)
0201
0402
10 Mils
2
Distance, HS bypass capacitor to processor being bypassed(2)(3)(4)
400
Mils
3
Processor HS bypass capacitor count per vdds_ddrx rail(12)
See Table 7-3 and (11)
Devices
4
Processor HS bypass capacitor total capacitance per vdds_ddrx rail(12)
See Table 7-3 and (11)
μF
5
Number of connection vias for each device power/ground ball(5)
Vias
6
Trace length from device power/ground ball to connection via(2)
35
70
Mils
7
Distance, HS bypass capacitor to DDR device being bypassed(6)
150
Mils
8
DDR3 device HS bypass capacitor count(7)
12
Devices
9
DDR3 device HS bypass capacitor total capacitance(7)
0.85
μF
10
Number of connection vias for each HS capacitor(8)(9)
2
Vias
11
Trace length from bypass capacitor connect to connection via(2)(9)
35
100
Mils
12
Number of connection vias for each DDR3 device power/ground ball(10)
1
Vias
13
Trace length from DDR3 device power/ground ball to connection via(2)(8)
35
60
Mils
(1) LxW, 10-mil units, that is, a 0402 is a 40x20-mil surface-mount capacitor.
(2) Closer/shorter is better.
(3) Measured from the nearest processor power/ground ball to the center of the capacitor package.
(4) Three of these capacitors should be located underneath the processor, between the cluster of DDR_1V5 balls and ground balls,
between the DDR interfaces on the package.
(5) See the Via Channel™ escape for the processor package.
(6) Measured from the DDR3 device power/ground ball to the center of the capacitor package.
(7) Per DDR3 device.
(8) An additional HS bypass capacitor can share the connection vias only if it is mounted on the opposite side of the board. No sharing of
vias is permitted on the same side of the board.
(9) An HS bypass capacitor may share a via with a DDR device mounted on the same side of the PCB. A wide trace should be used for the
connection and the length from the capacitor pad to the DDR device pad should be less than 150 mils.
(10) Up to a total of two pairs of DDR power/ground balls may share a via.
(11) The capacitor recommendations in this data manual reflect only the needs of this processor. Please see the memory vendor’s
guidelines for determining the appropriate decoupling capacitor arrangement for the memory device itself.
(12) For more information, see Section 7.3, Core Power Domains.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com