6.5 Electrical Characteristics (continued)

at TA = 25 °C, VS = VSOUT = ±15V, VICM = 0V, VREF = 0V, RL = 10kΩ connected to ground, and G = 1V/V (unless otherwise

noted)

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

FREQUENCY RESPONSE

BW

Bandwidth, –3dB

G < 10

6.5

MHz

G = 10, 20

5.0

G = 50, 100

2.5

SR

Slew rate

G = 0.5, VOUT = 8V

G = 1 to 20, VOUT = 10V

43

V/µs

tS

Settling time

G = 0.5, VIN = 10V step or

G= 1 to 20, VOUT = 10V step

To 0.01%

0.71

µs

To 0.0015%

0.88

µs

G = 50

VOUT = 10V step

To 0.01%

1.21

µs

To 0.0015%

1.40

µs

G = 100

VOUT = 10V step

To 0.01%

2.01

µs

To 0.0015%

2.20

µs

Gain switching time

1.5

µs

THD+N

Total harmonic distortion and

Noise

Differential input, f = 10kHz, VOUT = 10VPP

–97

dB

Single-ended input, f = 10kHz, VOUT = 10VPP

–99

HD2

Second-order harmonic distortion

Differential input, f = 10kHz, VOUT = 10VPP

–132

Single-ended input, f = 10kHz, VOUT = 10VPP

–112

HD3

Third-order harmonic distortion

Differential input, f = 10kHz, VOUT = 10VPP

–106

Single-ended input, f = 10kHz, VOUT = 10VPP

–106

REFERENCE INPUT

Reference input voltage

VLVSS

VLVDD

V

Reference input impedance

10

kΩ

Reference input current

VIN = 0V

140

µA

Reference gain to output

1

V/V

Reference gain error

VOUT = ±10V, within the linear operating range

0.01

0.05

%

INPUT STAGE POWER SUPPLY

IQ_input

Input stage quiescent current

VS+, VS–

VIN = 0V, VICM = 0V

3.2

3.9

mA

TA = –40°C to +125°C

4.9

OUTPUT STAGE POWER SUPPLY

IQ_output

Output stage quiescent current

LVDD, LVSS

VIN = 0V, VREF = 0V

1.3

1.8

mA

TA = –40°C to +125°C

2.2

DIGITAL LOGIC

VIL

Digital input logic low

A0, A1, A2 pins, referred to DGND

VDGND

VDGND + 0.8

V

VIH

Digital input logic high

A0, A1, A2 pins, referred to DGND

VDGND + 1.8

VS+

V

Digital input pin current

A0, A1, A2 pins

1.5

3

µA

VDGND

DGND voltage

VS–

(VS+) – 4

V

DGND reference current

4

10

µA

(1)

Differential Input voltage of the PGA848 amplifier (VIN = VIN+ – VIN-). The valid input range depends on input common-mode voltage

VICM, gain G, and reference voltage VREF. See Section 8.1.1

(2)

Output voltage VOUT = G × VIN + VREF if VIN, VICM, and VREF are in valid linear operating range. See Section 8.1.1

PGA848

SBOSAN4A – AUGUST 2025 – REVISED DECEMBER 2025

www.ti.com

8

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

Product Folder Links: PGA848