| Electronic Components Datasheet Search |
|
MFRC522 Datasheet(PDF) 37 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
MFRC522 Datasheet(HTML) 37 Page - NXP Semiconductors |
|
37 / 109 page ![]() 112132 © NXP B.V. 2007. All rights reserved. Product data sheet Rev. 3.2 — 22 May 2007 37 of 109 NXP Semiconductors MFRC522 Contactless Reader IC 9.2.3.10 TMode Register, TPrescaler Register Defines settings for the timer. Remark: The Prescaler value is split over two registers. Table 91: TModeReg register (address 2Ah); reset value: 00h Bit 7 6 5 4 3 2 1 0 Symbol TAuto TGated TAutoRestart TPrescaler_Hi Access Rights r/w r/w r/w r/w Table 92: Description of TModeReg bits Bit Symbol Description 7 TAuto Set to logic 1, the timer starts automatically at the end of the transmission in all communication modes at all speeds. The timer stops immediately after receiving the first data bit if the bit RxMultiple in the register RxModeReg is not set. If RxMultiple is set to logic 1, the timer never stops. In this case the timer can be stopped by setting the bit TStopNow in register ControlReg to logic 1. Set to logic 0 indicates, that the timer is not influenced by the protocol. 6 to 5 TGated The internal timer is running in gated mode. Remark: In the gated mode, the bit TRunning is logic 1 when the timer is enabled by the register bits. This bit does not influence the gating signal. Value Description 00 Non gated mode 01 Gated by MFIN 10 Gated by AUX1 11 Gated by A3 4 TAutoRestart Set to logic 1, the timer automatically restart its count-down from TReloadValue, instead of counting down to zero. Set to logic 0 the timer decrements to 0 and the bit TimerIRq is set to logic 1. 3 to 0 TPrescaler_Hi Defines higher 4 bits for TPrescaler. The following formula is used to calculate fTimer: fTimer = 6.78 MHz/TPreScaler. For detailed description see Section 13 “Timer Unit”. Table 93: TPrescalerReg register (address 2Bh); reset value: 00h Bit 7 6 5 4 3 2 1 0 Symbol TPrescaler_Hi Access Rights r/w Table 94: Description of TPrescalerReg bits Bit Symbol Description 7 to 0 TPrescaler_Lo Defines lower 8 bits for TPrescaler. The following formula is used to calculate fTimer: fTimer = 6.78 MHz/TPreScaler. For detailed description see Section 13 “Timer Unit”. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |