Electronic Components Datasheet Search
  English  ▼

X  

DAC39RF10 Datasheet(PDF) 151 Page - Texas Instruments

Part # DAC39RF10
Description  DAC39RFx10-SP DAC39RFx10-SEP 10.4 or 20.8GSPS, 16-bit, Dual and Single Channel, Multi-Nyquist Digital-to-Analog Converter (DAC) with JESD204C Interface
PDF  232 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

DAC39RF10 Datasheet(HTML) 151 Page - Texas Instruments

Back Button DAC39RF10 Datasheet HTML 147Page - Texas Instruments DAC39RF10 Datasheet HTML 148Page - Texas Instruments DAC39RF10 Datasheet HTML 149Page - Texas Instruments DAC39RF10 Datasheet HTML 150Page - Texas Instruments DAC39RF10 Datasheet HTML 151Page - Texas Instruments DAC39RF10 Datasheet HTML 152Page - Texas Instruments DAC39RF10 Datasheet HTML 153Page - Texas Instruments DAC39RF10 Datasheet HTML 154Page - Texas Instruments DAC39RF10 Datasheet HTML 155Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 151 / 232 page
background image
Return to the Register Summary Table.
JESD204C Test Control
Figure 8-24. JTEST Register
7
6
5
4
3
2
1
0
RESERVED
JTEST
R/W-000b
R/W-00h
Table 8-25. JTEST Register Field Descriptions
Bit
Field
Type
Reset
Description
7-5
RESERVED
R/W
0h
4-0
JTEST
R/W
0b
PRBS Test Modes:
0 : Test mode disabled. Normal operation (default)
1 : PRBS7 test mode
2 : PRBS9 test mode
3 : PRBS15 test mode
4 : PRBS31 test mode
5-31: RESERVED
When a PRBS test mode is enabled, see BER_EN.
Note: This register should only be changed when JESD_EN=0.
8.24 JTIMER Register (Offset = 0124h) [reset = 00h]
JTIMER is shown in Figure 8-25 and described in Table 8-26.
Return to the Register Summary Table.
Note: This register should only be changed when JESD_EN=0.
JESD204C Watchdog Timer
Figure 8-25. JTIMER Register
7
6
5
4
3
2
1
0
JTPLL
RESERVED
JTR
RESERVED
JTT
R/W-0b
R/W-0b
R/W-0b
R/W-0b
R/W-000b
Table 8-26. JTIMER Register Field Descriptions
Bit
Field
Type
Reset
Description
7
JTPLL
R/W
1b
When this bit is set, the SerDes PLL is also reset when the watchdog
timer expires. When this bit is 0, only the SerDes receiver is reset.
6
RESERVED
R/W
0b
5-4
JTR
R/W
00b
This register determines how much the watchdog counter is
decremented when the link is up and CRC_FAULT is not set.
JTR : Watchdog Counter Decrement : Approximate Link Uptime
% required to prevent the SerDes from being reset
0 : 1 : 99.25%
1 : 2 : 98.46%
2 : 8 : 94.12%
3 : 16 : 88.89%
3
RESERVED
R/W
0b
www.ti.com
DAC39RF10-SP, DAC39RF10-SEP
DAC39RFS10-SP, DAC39RFS10-SEP
SBAS932A – MARCH 2024 – REVISED FEBRUARY 2026
Copyright © 2026 Texas Instruments Incorporated
Submit Document Feedback
151
Product Folder Links: DAC39RF10-SP DAC39RF10-SEP DAC39RFS10-SP DAC39RFS10-SEP



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com