Electronic Components Datasheet Search
  English  ▼

X  

TMS320DM641 Datasheet(PDF) 169 Page - Texas Instruments

Click here to check the latest version.
Part # TMS320DM641
Description  Video/Imaging Fixed-Point Digital Signal Processors
PDF  179 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TMS320DM641 Datasheet(HTML) 169 Page - Texas Instruments

Back Button TMS320DM641 Datasheet HTML 165Page - Texas Instruments TMS320DM641 Datasheet HTML 166Page - Texas Instruments TMS320DM641 Datasheet HTML 167Page - Texas Instruments TMS320DM641 Datasheet HTML 168Page - Texas Instruments TMS320DM641 Datasheet HTML 169Page - Texas Instruments TMS320DM641 Datasheet HTML 170Page - Texas Instruments TMS320DM641 Datasheet HTML 171Page - Texas Instruments TMS320DM641 Datasheet HTML 172Page - Texas Instruments TMS320DM641 Datasheet HTML 173Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 169 / 179 page
background image
JTAG
169
June 2003 − Revised October 2005
SPRS222E
Table 4−82. JTAG ID Register Selection Bit Descriptions
BIT
NAME
DESCRIPTION
31:28
VARIANT
Variant (4-Bit) value. DM641/DM640 value: 0000.
27:12
PART NUMBER
Part Number (16-Bit) value. DM641/DM640 value: 0000 0000 0111 1001.
11−1
MANUFACTURER
Manufacturer (11-Bit) value. DM641/DM640 value: 0000 0010 111.
0
LSB
LSB. This bit is read as a “1” for DM641/DM640.
4.19.2
JTAG Peripheral Register Description(s)
Table 4−83. JTAG ID Register
HEX ADDRESS RANGE
ACRONYM
REGISTER NAME
COMMENTS
01B3 F008
JTAGID
JTAG Identification Register
Read-only. Provides 32-bit
JTAG ID of the device.
4.19.3
JTAG Test-Port Electrical Data/Timing
Table 4−84. Timing Requirements for JTAG Test Port (see Figure 4−67)
NO.
−400
−500
−600
UNIT
MIN
MAX
1
tc(TCK)
Cycle time, TCK
35
ns
3
tsu(TDIV-TCKH)
Setup time, TDI/TMS/TRST valid before TCK high
10
ns
4
th(TCKH-TDIV)
Hold time, TDI/TMS/TRST valid after TCK high
9
ns
Table 4−85. Switching Characteristics Over Recommended Operating Conditions for JTAG Test Port
(see Figure 4−67)
NO.
PARAMETER
−400
−500
−600
UNIT
MIN
MAX
2
td(TCKL-TDOV)
Delay time, TCK low to TDO valid
0
18
ns
TCK
TDO
TDI/TMS/TRST
1
2
3
4
2
Figure 4−67. JTAG Test-Port Timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com