| Electronic Components Datasheet Search |
|
ADS5481 Datasheet(PDF) 22 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
ADS5481 Datasheet(HTML) 22 Page - Texas Instruments |
|
22 / 35 page ![]() Clock Amplitude − VPP 70 75 80 85 90 95 100 0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 G055 fS = 135 MSPS fIN = 100.33 MHz fIN = 9.97 MHz fIN = 30.13 MHz fIN = 69.59 MHz Clock Amplitude − VPP 60 62 64 66 68 70 72 74 76 78 80 0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 G056 fS = 135 MSPS fIN = 9.97 MHz fIN = 30.13 MHz fIN = 69.59 MHz fIN = 100.33 MHz CLKP CLKM ADS548x 0.1 F m Clock Source S0194-03 ADS5481 ADS5482, ADS5483 SLAS565 – JUNE 2008 ...................................................................................................................................................................................................... www.ti.com SFDR SNR vs vs CLOCK AMPLITUDE CLOCK AMPLITUDE Figure 41. Figure 42. For jitter-sensitive applications, the use of a differential clock has some advantages at the system level. The differential clock allows for common-mode noise rejection at the printed circuit board (PCB) level. With a differential clock, the signal-to-noise ratio of the ADC is better for jitter-sensitive, high-frequency applications because the board level clock jitter is superior. The sampling process will be more sensitive to jitter using high analog input frequencies or slow clock frequencies. Large clock amplitude levels are recommended when possible to reduce the indecision (jitter) in the ADC clock input buffer. Whenever possible, the ideal combination is a differential clock with large signal swing (~1-3Vpp). Figure 43 demonstrates a recommended method for converting a single-ended clock source into a differential clock; it is similar to the configuration found on the evaluation board and was used for much of the characterization. See also Clocking High Speed Data Converters (SLYT075) for more details. Figure 43. Differential Clock The common-mode voltage of the clock inputs is set internally to ~2 V using internal 0.5-k Ω resistors. It is recommended to use ac coupling, but if this scheme is not possible, the ADS548x features good tolerance to clock common-mode variation (as shown in Figure 44 and Figure 45). The internal ADC core uses both edges of the clock for the conversion process. Ideally, a 50% duty-cycle clock signal should be provided. Performance degradation as a result of duty cycle can be seen in Figure 46. 22 Submit Documentation Feedback Copyright © 2008, Texas Instruments Incorporated Product Folder Link(s): ADS5481 ADS5482, ADS5483 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |