AD1883 datasheet(7/20 Pages) AD

7 / 20 page

AD1883

Rev. 0

Page 7 of 20

April 2008

HD AUDIO LINK SPECIFICATION

High definition audio signals comply with the High Definition

Audio Specification. Please refer to these specifications at

www.intel.com/standards/hdaudio.

POWER-DOWN STATES

POWER SUPPLY

Analog (AVDD) 3.3 V ± 5%

Power Supply Range

Power Dissipation

Supply Current

3.13

3.30

75.9

3.46

Digital (DVDD) 3.3 V ± 10%

Power Supply Range

Power Dissipation

Supply Current

2.97

3.30

141.9

3.63

Digital (DVCORE) 1.7 through 1.9 V ± 10%

Power Supply Range

Power Dissipation

Supply Current

1.615

1.70

1.995

Digital I/O (DVIO) 3.3 V ± 10%

Power Supply Range

Power Dissipation

Supply Current

2.97

3.30

3.3

3.63

Digital I/O (DVIO) 1.5 V ± 5.5%

Power Supply Range

Power Dissipation

Supply Current

1.418

1.50

0.08

0.05

1.583

Power Supply Rejection (Reference to fS 100 mV p-p Signal @ 1 kHz)

1 Guaranteed but not tested.

Parameter

Min

Typ

Max

Unit

Table 4. Power-Down States

Parameter

IDVDD Typ (1.7 V)

IDVDD Typ (3.3 V)

IAVDD Typ

Unit

Function Node in D0, All Nodes Active

Function Node in D3

15.75

Function Node in D31

1 Maximum power saving mode; Register 0x31FD, Bit 4.

7.5

Codec in RESET

3mA

Individual Block Power Savings

DAC Pair Powered Down Saves (Each)

ADC Pair Powered Down Saves (Each)

Mixer Power Control (and Associated Amps) Saves

DM_CLK Powered Down Saves2

MIC_BIAS Powered Down Saves

2 Test conditions: 30 pF load, 2.0 MHz frequency, 3.3 V A

VDD.

3 Powering down the MIC_BIAS powers down all port MIC_BIAS pins. This disables all microphone bias circuits set to 100% or 50%, setting them to the high-Z state. The

0 V and high-Z states remain unaffected by the MIC_BIAS power state.

4.5

0.1

AD1883 Datasheet(PDF) 7 Page - Analog Devices

AD1883 Datasheet(HTML) 7 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20

Datasheet Download

Link URL