AT89C51IC2-SLSCM datasheet(69/146 Pages) ATMEL

69 / 146 page

AT89C51IC2

4301A–8051–01/04

Reset Recommendation

to Prevent Flash

Corruption

An example of bad initialization situation may occur in an instance where the bit

ENBOOT in AUXR1 register is initialized from the hardware bit BLJB upon reset. Since

this bit allows mapping of the bootloader in the code area, a reset failure can be critical.

If one wants the ENBOOT cleared in order to unmap the boot from the code area (yet

due to a bad reset) the bit ENBOOT in SFRs may be set. If the value of Program

Counter is accidently in the range of the boot memory addresses then a Flash access

(write or erase) may corrupt the Flash on-chip memory.

It is recommended to use an external reset circuitry featuring power supply monitoring to

prevent system malfunction during periods of insufficient power supply voltage (power

supply failure, power supply switched off).

Idle Mode

An instruction that sets PCON.0 indicates that it is the last instruction to be executed

before going into Idle mode. In Idle mode, the internal clock signal is gated off to the

CPU, but not to the interrupt, Timer, and Serial Port functions. The CPU status is pre-

served in its entirety: the Stack Pointer, Program Counter, Program Status Word,

Accumulator and all other registers maintain their data during idle. The port pins hold the

logical states they had at the time Idle was activated. ALE and PSEN hold at logic high

level.

There are two ways to terminate the Idle mode. Activation of any enabled interrupt will

cause PCON.0 to be cleared by hardware, terminating the Idle mode. The interrupt will

be serviced, and following RETI the next instruction to be executed will be the one fol-

lowing the instruction that put the device into idle.

The flag bits GF0 and GF1 can be used to give an indication if an interrupt occurred dur-

ing normal operation or during idle. For example, an instruction that activates idle can

also set one or both flag bits. When idle is terminated by an interrupt, the interrupt ser-

vice routine can examine the flag bits.

The other way of terminating the Idle mode is with a hardware reset. Since the clock

oscillator is still running, the hardware reset needs to be held active for only two

machine cycles (24 oscillator periods) to complete the reset.

Power-down Mode

To save maximum power, a Power-down mode can be invoked by software (see PCON

In Power-down mode, the oscillator is stopped and the instruction that invoked Power-

down mode is the last instruction executed. The internal RAM and SFRs retain their

value until the Power-down mode is terminated. V

CC can be lowered to save further

power. Either a hardware reset or an external interrupt can cause an exit from Power-

down. To properly terminate Power-down, the reset or external interrupt should not be

executed before V

CC is restored to its normal operating level and must be held active

long enough for the oscillator to restart and stabilize.

Only external interrupts INT0, INT1 and Keyboard Interrupts are useful to exit from

Power-down. For that, interrupt must be enabled and configured as level or edge sensi-

tive interrupt input. When Keyboard Interrupt occurs after a power down mode, 1024

clocks are necessary to exit to power down mode and enter in operating mode.

Holding the pin low restarts the oscillator but bringing the pin high completes the exit as

detailed in Figure 25. When both interrupts are enabled, the oscillator restarts as soon

as one of the two inputs is held low and power down exit will be completed when the first

input will be released. In this case, the higher priority interrupt service routine is exe-

cuted. Once the interrupt is serviced, the next instruction to be executed after RETI will

be the one following the instruction that puts the AT89C51IC2 into Power-down mode.

AT89C51IC2-SLSCM Datasheet(PDF) 69 Page - ATMEL Corporation

AT89C51IC2-SLSCM Datasheet(HTML) 69 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL