Electronic Components Datasheet Search
  English  ▼

X  

MCF52235 Datasheet(PDF) 35 Page - Freescale Semiconductor, Inc

Part # MCF52235
Description  ColdFire Microcontroller
PDF  54 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MCF52235 Datasheet(HTML) 35 Page - Freescale Semiconductor, Inc

Back Button MCF52235 Datasheet HTML 31Page - Freescale Semiconductor, Inc MCF52235 Datasheet HTML 32Page - Freescale Semiconductor, Inc MCF52235 Datasheet HTML 33Page - Freescale Semiconductor, Inc MCF52235 Datasheet HTML 34Page - Freescale Semiconductor, Inc MCF52235 Datasheet HTML 35Page - Freescale Semiconductor, Inc MCF52235 Datasheet HTML 36Page - Freescale Semiconductor, Inc MCF52235 Datasheet HTML 37Page - Freescale Semiconductor, Inc MCF52235 Datasheet HTML 38Page - Freescale Semiconductor, Inc MCF52235 Datasheet HTML 39Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 54 page
background image
Electrical Characteristics
MCF52235 ColdFire Microcontroller Data Sheet, Rev. 7
Freescale Semiconductor
35
2.5
General Purpose I/O Timing
GPIO can be configured for certain pins of the QSPI, timers, UARTs, FEC, interrupts and USB interfaces. When in GPIO mode,
the timing specification for these pins is given in Table 26 and Figure 6.
The GPIO timing is met under the following load test conditions:
•50 pF / 50
Ω for high drive
•25 pF / 25
Ω for low drive
Figure 6. GPIO Timing
2.6
Reset Timing
Table 26. GPIO Timing
Num
Characteristic
Symbol
Min
Max
Unit
G1
CLKOUT high to GPIO output valid
tCHPOV
—10
ns
G2
CLKOUT high to GPIO output invalid
tCHPOI
1.5
—
ns
G3
GPIO input valid to CLKOUT high
tPVCH
9—
ns
G4
CLKOUT high to GPIO input invalid
tCHPI
1.5
—
ns
Table 27. Reset and Configuration Override Timing
(VDD = 2.7 to 3.6 V, VSS = 0 V, T
A
= TL to TH)
1
1 All AC timing is shown with respect to 50% V
DD levels unless otherwise noted.
Num
Characteristic
Symbol
Min
Max
Unit
R1
RSTI input valid to CLKOUT high
tRVCH
9—
ns
R2
CLKOUT high to RSTI input invalid
tCHRI
1.5
—
ns
R3
RSTI input valid time 2
2 During low power STOP, the synchronizers for the RSTI input are bypassed and RSTI is asserted asynchronously to the
system. Therefore, RSTI must be held a minimum of 100ns.
tRIVT
5—
tCYC
R4
CLKOUT high to RSTO valid
tCHROV
—10
ns
G1
CLKOUT
GPIO Outputs
G2
G3
G4
GPIO Inputs



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com