4553 datasheet(119/145 Pages) RENESAS

119 / 145 page

Skip condition

Datailed description

Rev.3.02

Dec 22, 2006

page 119 of 142

REJ03B0024-0302

4553 Group

–

V12 = 0: (T1F) = 1

V13 = 0: (T2F) =1

V20 = 0: (T3F) = 1

Transfers the contents of register A to timer control register PA.

Transfers the contents of timer control register W1 to register A.

Transfers the contents of register A to timer control register W1.

Transfers the contents of timer control register W2 to register A.

Transfers the contents of register A to timer control register W2.

Transfers the contents of timer control register W3 to register A.

Transfers the contents of register A to timer control register W3.

Transfers the contents of timer control register W4 to register A.

Transfers the contents of register A to timer control register W4.

Transfers the high-order 4 bits of prescaler to register B, and transfers the low-order 4 bits of prescaler to

Transfers the contents of register B to the high-order 4 bits of prescaler and prescaler reload register RPS,

and transfers the contents of register A to the low-order 4 bits of prescaler and prescaler reload register

RPS.

Transfers the high-order 4 bits of timer 1 to register B, and transfers the low-order 4 bits of timer 1 to regis-

ter A.

Transfers the contents of register B to the high-order 4 bits of timer 1 and timer 1 reload register R1, and

transfers the contents of register A to the low-order 4 bits of timer 1 and timer 1 reload register R1.

Transfers the high-order 4 bits of timer 2 to register B, and transfers the low-order 4 bits of timer 2 to regis-

ter A.

Transfers the contents of register B to the high-order 4 bits of timer 2 and timer 2 reload register R2L, and

transfers the contents of register A to the low-order 4 bits of timer 2 and timer 2 reload register R2L.

Transfers the contents of register B to the high-order 4 bits of timer 2 reload register R2H, and transfers the

contents of register A to the low-order 4 bits of timer 2 reload register R2H.

Transfers the contents of register B to the high-order 4 bits of timer 1 reload register R1, and transfers the

contents of register A to the low-order 4 bits of timer 1 reload register R1.

Transfers the contents of timer 2 reload register R2L to timer 2.

Transfers the contents of register A to timer LC and timer LC reload register RLC.

When V12 = 0 : Clears (0) to the T1F flag and skips the next instruction when timer 1 interrupt request flag

T1F is “1”. When the T1F flag is “0”, executes the next instruction.

When V12 = 1 : This instruction is equivalent to the NOP instruction. (V12: bit 2 of interrupt control register V1)

When V13 = 0 : Clears (0) to the T2F flag and skips the next instruction when timer 2 interrupt request flag

T2F is “1”. When the T2F flag is “0”, executes the next instruction.

When V13 = 1 : This instruction is equivalent to the NOP instruction. (V13: bit 3 of interrupt control register V1)

When V20 = 0 : Clears (0) to the T3F flag and skips the next instruction when timer 3 interrupt request flag

T3F is “1”. When the T3F flag is “0”, executes the next instruction.

When V20 = 1 : This instruction is equivalent to the NOP instruction. (V20: bit 0 of interrupt control register V2)

4553 Datasheet(PDF) 119 Page - Renesas Technology Corp

4553 Datasheet(HTML) 119 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL