HD64F36037 datasheet(87/592 Pages) RENESAS

87 / 592 page

Section 3 Exception Handling

Rev. 4.00 Mar. 15, 2006 Page 55 of 556

REJ09B0026-0400

3.2.4

Interrupt Enable Register 2 (IENR2)

IENR2 enables, timer B1 overflow interrupts.

Bit

Bit Name

Initial

Value

R/W

Description

7, 6



All 0



Reserved

These bits are always read as 0.

IENTB1

R/W

Timer B1 Interrupt Enable

When this bit is set to 1, timer B1 overflow interrupt

requests are enabled.

4 to 0



All 1



Reserved

These bits are always read as 1.

When disabling interrupts by clearing bits in an interrupt enable register, or when clearing bits in

an interrupt flag register, always do so while interrupts are masked (I = 1). If the above clear

operations are performed while I = 0, and as a result a conflict arises between the clear instruction

and an interrupt request, exception handling for the interrupt will be executed after the clear

instruction has been executed.

3.2.5

Interrupt Flag Register 1 (IRR1)

IRR1 is a status flag register for direct transition interrupts and IRQ3 to IRQ0 interrupt requests.

Bit

Bit Name

Initial

Value

R/W

Description

IRRDT

R/W

Direct Transfer Interrupt Request Flag

[Setting condition]

When a direct transfer is made by executing a SLEEP

instruction while DTON in SYSCR2 is set to 1.

[Clearing condition]

When IRRDT is cleared by writing 0



Reserved

This bit is always read as 0.

5, 4



All 1



Reserved

These bits are always read as 1.

HD64F36037 Datasheet(PDF) 87 Page - Renesas Technology Corp

HD64F36037 Datasheet(HTML) 87 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL