Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

SH7261 Datasheet(PDF) 379 Page - Renesas Technology Corp

Part # SH7261
Description  32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7260 Series
PDF  1348 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7261 Datasheet(HTML) 379 Page - Renesas Technology Corp

Back Button SH7261 Datasheet HTML 375Page - Renesas Technology Corp SH7261 Datasheet HTML 376Page - Renesas Technology Corp SH7261 Datasheet HTML 377Page - Renesas Technology Corp SH7261 Datasheet HTML 378Page - Renesas Technology Corp SH7261 Datasheet HTML 379Page - Renesas Technology Corp SH7261 Datasheet HTML 380Page - Renesas Technology Corp SH7261 Datasheet HTML 381Page - Renesas Technology Corp SH7261 Datasheet HTML 382Page - Renesas Technology Corp SH7261 Datasheet HTML 383Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 379 / 1348 page
background image
Section 11 Direct Memory Access Controller (DMAC)
Rev. 2.00 Sep. 07, 2007 Page 347 of 1312
REJ09B0320-0200
DMAC
CPU
DMAC
CPU
(4)
(5)
(6)
(4)
(5)
(6)
(3)
(3)
(3)
(3)
(3)
(3)
System clock
Pipeline transfer mode (transfer between different BIU)
Cycle steal transfer mode (transfer in the same BIU)
System clock
Read
Read
Read
Read
Write
Read
Write
Read
Write
Read
Write
Read
Write
Read
Write
Read
Write
Read
Write
Read
Write
Write
Write
Write
(3) CPU access to other than BIU on DMAC read/write side is possible
(4) CPU access to other than BIU on DMAC read side is possible
(5) CPU access to other than BIU on DMAC read/write side is possible
(6) CPU access to other than BIU on DMAC write side is possible
DMAC
CPU
(1)
(1)
(1)
(1)
(2)
(2)
(2)
(2)
System clock
Single operand transfer
Single operand transfer
Single operand transfer
Single operand transfer
Single operand transfer
Single operand transfer
Read
Read
Read
Read
Write
(1) CPU access to other than BIU on DMAC read side is possible
(2) CPU access to other than BIU on DMAC write side is possible
Cycle steal transfer mode (transfer between different BIU)
Write
Write
Write
Figure 11.2 Examples of the Alternation of Bus Mastership between the DMAC
and CPU in Various DMA Transfer Modes



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com