Electronic Components Datasheet Search
  English  ▼

X  

SH7261 Datasheet(PDF) 474 Page - Renesas Technology Corp

Part # SH7261
Description  32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7260 Series
PDF  1348 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7261 Datasheet(HTML) 474 Page - Renesas Technology Corp

Back Button SH7261 Datasheet HTML 470Page - Renesas Technology Corp SH7261 Datasheet HTML 471Page - Renesas Technology Corp SH7261 Datasheet HTML 472Page - Renesas Technology Corp SH7261 Datasheet HTML 473Page - Renesas Technology Corp SH7261 Datasheet HTML 474Page - Renesas Technology Corp SH7261 Datasheet HTML 475Page - Renesas Technology Corp SH7261 Datasheet HTML 476Page - Renesas Technology Corp SH7261 Datasheet HTML 477Page - Renesas Technology Corp SH7261 Datasheet HTML 478Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 474 / 1348 page
background image
Section 12 Multi-Function Timer Pulse Unit 2 (MTU2)
Rev. 2.00 Sep. 07, 2007 Page 442 of 1312
REJ09B0320-0200
Bit
Bit Name
Initial
Value
R/W
Description
3
TOCL
0
R/(W)*
1
TOC Register Write Protection*
2
This bit selects the enable/disable of write access to the
TOCS, OLSN, and OLSP bits in TOCR1.
0: Write access to the TOCS, OLSN, and OLSP bits is
enabled
1: Write access to the TOCS, OLSN, and OLSP bits is
disabled
2
TOCS
0
R/W
TOC Select
This bit selects either the TOCR1 or TOCR2 setting to
be used for the output level in complementary PWM
mode and reset-synchronized PWM mode.
0: TOCR1 setting is selected
1: TOCR2 setting is selected
1
OLSN
0
R/W
Output Level Select N*
3
This bit selects the reverse phase output level in reset-
synchronized PWM mode/complementary PWM mode.
See table 12.30.
0
OLSP
0
R/W
Output Level Select P*
3
This bit selects the positive phase output level in reset-
synchronized PWM mode/complementary PWM mode.
See table 12.31.
Notes: 1. This bit can be set to 1 only once after a power on reset. After 1 is written, 0 cannot be
written to the bit.
2. Setting the TOCL bit to 1 prevents accidental modification when the CPU goes out of
control.
3. Clearing the TOCS bit to 0 makes this bit setting valid.
Table 12.30 Output Level Select Function
Bit 1
Function
Compare Match Output
OLSN
Initial Output
Active Level
Up Count
Down Count
0
High level
Low level
High level
Low level
1
Low level
High level
Low level
High level
Note:
The reverse phase waveform initial output value changes to active level after elapse of the
dead time after count start.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com