| Electronic Components Datasheet Search |
|
SH7261 Datasheet(PDF) 649 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
SH7261 Datasheet(HTML) 649 Page - Renesas Technology Corp |
|
649 / 1348 page ![]() Section 13 8-Bit Timers (TMR) Rev. 2.00 Sep. 07, 2007 Page 617 of 1312 REJ09B0320-0200 13.5.4 Timing of Counter Clear by Compare Match TCNT is cleared when compare match A or B occurs, depending on the settings of bits CCLR1 and CCLR0 in TCR. Figure 13.8 shows the timing of this operation. P φ N H'00 Compare match signal TCNT Figure 13.8 Timing of Counter Clear by Compare Match 13.5.5 Timing of TCNT External Reset TCNT is cleared at the rising edge or high level of an external reset input, depending on the settings of bits CCLR1 and CCLR0 in TCR. The clear pulse width must be at least 2 states. Figures 13.9 and 13.10 show the timing of this operation. P φ Clear signal External reset input pin TCNT N H'00 N – 1 Figure 13.9 Timing of Clearance by External Reset (Rising Edge) P φ Clear signal External reset input pin TCNT N H'00 N – 1 Figure 13.10 Timing of Clearance by External Reset (High Level) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |