Electronic Components Datasheet Search
  English  ▼

X  

SH7261 Datasheet(PDF) 690 Page - Renesas Technology Corp

Part # SH7261
Description  32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7260 Series
PDF  1348 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7261 Datasheet(HTML) 690 Page - Renesas Technology Corp

Back Button SH7261 Datasheet HTML 686Page - Renesas Technology Corp SH7261 Datasheet HTML 687Page - Renesas Technology Corp SH7261 Datasheet HTML 688Page - Renesas Technology Corp SH7261 Datasheet HTML 689Page - Renesas Technology Corp SH7261 Datasheet HTML 690Page - Renesas Technology Corp SH7261 Datasheet HTML 691Page - Renesas Technology Corp SH7261 Datasheet HTML 692Page - Renesas Technology Corp SH7261 Datasheet HTML 693Page - Renesas Technology Corp SH7261 Datasheet HTML 694Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 690 / 1348 page
background image
Section 15 Realtime Clock (RTC)
Rev. 2.00 Sep. 07, 2007 Page 658 of 1312
REJ09B0320-0200
Bit
Bit Name
Initial
Value
R/W
Description
4
CIE
0
R/W
Carry Interrupt Enable Flag
When the carry flag (CF) is set to 1, the CIE bit enables
interrupts.
0: A carry interrupt is not generated when the CF flag is
set to 1
1: A carry interrupt is generated when the CF flag is set
to 1
3
AIE
0
R/W
Alarm Interrupt Enable Flag
When the alarm flag (AF) is set to 1, the AIE bit allows
interrupts.
0: An alarm interrupt is not generated when the AF flag
is set to 1
1: An alarm interrupt is generated when the AF flag is
set to 1
2, 1
—
All 0
R
Reserved
These bits are always read as 0. The write value should
always be 0.
0
AF
0
R/W
Alarm Flag
The AF flag is set when the alarm time, which is set by
an alarm register (ENB bit in RSECAR, RMINAR,
RHRAR, RWKAR, RDAYAR, RMONAR, or RYRAR is
set to 1), and counter match.
0: Alarm register and counter not match
[Clearing condition]
• When 0 is written to AF.
1: Alarm register and counter match*
[Setting condition]
• When alarm register (only a register with ENB bit
set to 1) and counter match
Note:
*
Writing 1 holds previous value.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com