Electronic Components Datasheet Search
  English  ▼

X  

SH7261 Datasheet(PDF) 689 Page - Renesas Technology Corp

Part # SH7261
Description  32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7260 Series
PDF  1348 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7261 Datasheet(HTML) 689 Page - Renesas Technology Corp

Back Button SH7261 Datasheet HTML 685Page - Renesas Technology Corp SH7261 Datasheet HTML 686Page - Renesas Technology Corp SH7261 Datasheet HTML 687Page - Renesas Technology Corp SH7261 Datasheet HTML 688Page - Renesas Technology Corp SH7261 Datasheet HTML 689Page - Renesas Technology Corp SH7261 Datasheet HTML 690Page - Renesas Technology Corp SH7261 Datasheet HTML 691Page - Renesas Technology Corp SH7261 Datasheet HTML 692Page - Renesas Technology Corp SH7261 Datasheet HTML 693Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 689 / 1348 page
background image
Section 15 Realtime Clock (RTC)
Rev. 2.00 Sep. 07, 2007 Page 657 of 1312
REJ09B0320-0200
15.3.16
RTC Control Register 1 (RCR1)
RCR1 is a register that affects carry flags and alarm flags. It also selects whether to generate
interrupts for each flag.
RCR1 is initialized to H'00 by a power-on reset, a manual reset, or in deep standby mode. The CF
flag is retained undefined until the division circuit is reset (the RESET and ADJ bits in RCR2 are
set to 1). When using the CF flag, make sure to reset the divider circuit beforehand. This register is
not initialized in software standby mode.
0
1
2
3
4
5
6
7
0
0
0
0
0
0
0
R
R
R
R
R/W
R/W
R/W
R/W
Bit:
Initial value:
R/W:
CF
—
—
—
CIE
AIE
—
—
AF
Bit
Bit Name
Initial
Value
R/W
Description
7
CF
Undefined
R/W
Carry Flag
Status flag that indicates that a carry has occurred. CF
is set to 1 when a count-up to 64-Hz occurs at the
second counter carry or 64-Hz counter read. A count
register value read at this time cannot be guaranteed;
another read is required.
0: No carry of 64-Hz counter by second counter or 64-
Hz counter
[Clearing condition]
• When 0 is written to CF
1: Carry of 64-Hz counter by second counter or 64 Hz
counter
[Setting condition]
• When the second counter or 64-Hz counter is read
during a carry occurrence by the 64-Hz counter, or 1
is written to CF.
6, 5
—
All 0
R
Reserved
These bits are always read as 0. The write value should
always be 0.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com