 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
SH7261 Datasheet(PDF) 729 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
SH7261 Datasheet(HTML) 729 Page - Renesas Technology Corp |
|
|
729 / 1348 page  Section 16 Serial Communication Interface with FIFO (SCIF) Rev. 2.00 Sep. 07, 2007 Page 697 of 1312 REJ09B0320-0200 Table 16.5 Bit Rates and SCBRR Settings (Clocked Synchronous Mode) (2) P φ (MHz) 33 36 38 40 Bit Rate (bit/s) n N n N n N n N 110 — — — — — — — — 250 — — — — — — — — 500 3 255 — — — — — — 1 k 3 125 3 140 3 147 3 155 2.5 k 2 200 2 224 2 237 2 249 5 k 2 100 2 112 2 118 2 124 10 k 1 200 1 224 1 237 1 249 25 k 1 80 1 89 1 94 1 99 50 k 0 160 0 179 0 189 0 199 100 k 0 80 0 89 0 94 0 99 250 k 0 31 0 35 0 37 0 39 500 k 0 15 0 17 0 18 0 19 1 M 0 7 0 8 — — 0 9 2 M — — — — — — — — [Legend] Blank: No setting possible —: Setting possible, but error occurs *: Continuous transmission/reception not possible Table 16.6 indicates the maximum bit rates in asynchronous mode when the baud rate generator is used. Tables 16.7 and 16.8 list the maximum rates when the external clock input is used. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
