Electronic Components Datasheet Search
  English  ▼

X  

SH7261 Datasheet(PDF) 743 Page - Renesas Technology Corp

Part # SH7261
Description  32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7260 Series
PDF  1348 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7261 Datasheet(HTML) 743 Page - Renesas Technology Corp

Back Button SH7261 Datasheet HTML 739Page - Renesas Technology Corp SH7261 Datasheet HTML 740Page - Renesas Technology Corp SH7261 Datasheet HTML 741Page - Renesas Technology Corp SH7261 Datasheet HTML 742Page - Renesas Technology Corp SH7261 Datasheet HTML 743Page - Renesas Technology Corp SH7261 Datasheet HTML 744Page - Renesas Technology Corp SH7261 Datasheet HTML 745Page - Renesas Technology Corp SH7261 Datasheet HTML 746Page - Renesas Technology Corp SH7261 Datasheet HTML 747Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 743 / 1348 page
background image
Section 16 Serial Communication Interface with FIFO (SCIF)
Rev. 2.00 Sep. 07, 2007 Page 711 of 1312
REJ09B0320-0200
Figure 16.3 shows a sample flowchart for initializing the SCIF.
Start of initialization
Clear TE and RE bits in SCSCR to 0
Set TFRST and RFRST bits
in SCFCR to 1
Set CKE[1:0] bits
in SCSCR (leaving TIE, RIE, TE,
and RE bits cleared to 0)
Set data transfer format in SCSMR
Set value in SCBRR
Set RTRG[1:0], TTRG[1:0], and MCE bits
in SCFCR, and clear TFRST
and RFRST bits to 0
Set TE and RE bits in SCSCR to 1,
and set TIE, RIE, and REIE bits
End of initialization
Set the clock selection in SCSCR.
Be sure to clear bits TIE, RIE, TE,
and RE to 0.
Set the data transfer format in
SCSMR.
Write a value corresponding to the
bit rate into SCBRR. (Not
necessary if an external clock is
used.)
Sets PFC for external pins used.
Set as RxD input at reciving and
TxD at transmission.
However, no setting for SCK pin is
required when CKE[1:0] is 00.
Set the TE bit or RE bit in SCSCR
to 1. Also set the RIE, REIE, and
TIE bits. Setting the TE and RE bits
enables the TxD and RxD pins to
be used.
When transmitting, the SCIF will go
to the mark state; when receiving,
it will go to the idle state, waiting for
a start bit.
When the intrnal clock output is
selected, a clock starts to be output
from the SCK pin at this point.
[1]
[1]
[2]
[3]
[4]
[5]
[2]
[3]
[5]
PFC setting for external pins used
SCK, TxD, RxD
[4]
After reading ER, DR, and BRK flags
in SCFSR, and each flag in SCLSR,
write 0 to clear them
Figure 16.3 Sample Flowchart for SCIF Initialization



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com