Electronic Components Datasheet Search
  English  ▼

X  

SH7261 Datasheet(PDF) 751 Page - Renesas Technology Corp

Part # SH7261
Description  32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7260 Series
PDF  1348 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7261 Datasheet(HTML) 751 Page - Renesas Technology Corp

Back Button SH7261 Datasheet HTML 747Page - Renesas Technology Corp SH7261 Datasheet HTML 748Page - Renesas Technology Corp SH7261 Datasheet HTML 749Page - Renesas Technology Corp SH7261 Datasheet HTML 750Page - Renesas Technology Corp SH7261 Datasheet HTML 751Page - Renesas Technology Corp SH7261 Datasheet HTML 752Page - Renesas Technology Corp SH7261 Datasheet HTML 753Page - Renesas Technology Corp SH7261 Datasheet HTML 754Page - Renesas Technology Corp SH7261 Datasheet HTML 755Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 751 / 1348 page
background image
Section 16 Serial Communication Interface with FIFO (SCIF)
Rev. 2.00 Sep. 07, 2007 Page 719 of 1312
REJ09B0320-0200
Figure 16.10 shows a sample flowchart for initializing the SCIF.
Start of initialization
Clear TE and RE bits
in SCSCR to 0
Set TFRST and RFRST bits
in SCFCR to 1 to clear
the FIFO buffer
After reading ER, DR,
and BRK flags in SCFSR,
write 0 to clear them
Set CKE[1:0] bits
in SCSCR (leaving TE, RE, TIE,
and RIE bits cleared to 0)
Set data transfer format
in SCSMR
Set value in SCBRR
Set RTRG[1:0] and TTRG[1:0] bits
in SCFCR, and clear TFRST
and RFRST bits to 0
Set TE and RE bits in SCSCR to 1,
and set TIE, RIE, and REIE bits
End of initialization
Leave the TE and RE bits cleared
to 0 until the initialization almost
ends.
Set the data transfer format in
SCSMR.
Set the CKE1 and CKE0 bits.
Write a value corresponding to
the bit rate into SCBRR. This
is not necessary if an external
clock is used.
Sets PFC for external pins used.
Set as RxD input at reciving and
TxD at transmission.
Set the TE or RE bit in SCSCR
to 1. Also set the TIE, RIE, and
REIE bits to enable the TxD,
RxD, and SCK pins to be used.
When transmitting, the TxD pin
will go to the mark state.
When receiving in clocked
synchronous mode with the
synchronization clock output (clock
master) selected, a clock starts to
be output from the SCK pin at this
point.
[1]
[1]
[2]
[3]
[4]
[5]
[6]
[2]
[3]
[4]
[6]
PFC setting for external pins used
SCK, TxD, RxD
[5]
Figure 16.10 Sample Flowchart for SCIF Initialization



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com