SH7261 datasheet(755/1348 Pages) RENESAS

755 / 1348 page

Section 16 Serial Communication Interface with FIFO (SCIF)

Rev. 2.00 Sep. 07, 2007 Page 723 of 1312

REJ09B0320-0200

Error handling

Clear ORER flag in SCLSR to 0

End

Overrun error handling

ORER = 1?

Yes

Figure 16.14 Sample Flowchart for Receiving Serial Data (2)

In serial reception, the SCIF operates as described below.

1. The SCIF synchronizes with serial clock input or output and starts the reception.

2. Receive data is shifted into SCRSR in order from the LSB to the MSB. After receiving the

data, the SCIF checks the receive data can be loaded from SCRSR into SCFRDR or not. If this

check is passed, the RDF flag is set to 1 and the SCIF stores the received data in SCFRDR. If

the check is not passed (overrun error is detected), further reception is prevented.

3. After setting RDF to 1, if the receive-data-full interrupt enable bit (RIE) is set to 1 in SCSCR,

the SCIF requests a receive-data-full interrupt (RXI). If the ORER bit is set to 1 and the

receive-data-full interrupt enable bit (RIE) or the receive error interrupt enable bit (REIE) in

SCSCR is also set to 1, the SCIF requests a break interrupt (BRI).

Figure 16.15 shows an example of SCIF receive operation.

Bit 7

Bit 0

LSB

MSB

Bit 7

Bit 0

Bit 1

Bit 6

Bit 7

RDF

ORER

Serial clock

Serial data

Data read from SCFRDR and

RDF flag cleared to 0 by RXI

interrupt handler

One frame

RXI

interrupt

request

BRI interrupt request

by overrun error

RXI

interrupt

request

Figure 16.15 Example of SCIF Receive Operation

SH7261 Datasheet(PDF) 755 Page - Renesas Technology Corp

SH7261 Datasheet(HTML) 755 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL