Electronic Components Datasheet Search
  English  ▼

X  

SH7261 Datasheet(PDF) 231 Page - Renesas Technology Corp

Part # SH7261
Description  32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7260 Series
PDF  1348 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7261 Datasheet(HTML) 231 Page - Renesas Technology Corp

Back Button SH7261 Datasheet HTML 227Page - Renesas Technology Corp SH7261 Datasheet HTML 228Page - Renesas Technology Corp SH7261 Datasheet HTML 229Page - Renesas Technology Corp SH7261 Datasheet HTML 230Page - Renesas Technology Corp SH7261 Datasheet HTML 231Page - Renesas Technology Corp SH7261 Datasheet HTML 232Page - Renesas Technology Corp SH7261 Datasheet HTML 233Page - Renesas Technology Corp SH7261 Datasheet HTML 234Page - Renesas Technology Corp SH7261 Datasheet HTML 235Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 231 / 1348 page
background image
Section 8 Cache
Rev. 2.00 Sep. 07, 2007 Page 199 of 1312
REJ09B0320-0200
Table 8.8
Cache Operations
Cache
CPU Cycle
Hit/
miss
Write-back mode/
write through mode
U Bit
External Memory
Accession
(through internal bus)
Cache Contents
Hit
Not generated
Not renewed
Instruction
cache
Instruction
fetch
Miss
Cache renewal cycle is
generated.
Renewed to new values by
cache renewal cycle
Operand
cache
Prefetch/
read
Hit
Either mode is available x
Not generated
Not renewed
Miss
Write-through mode
Cache renewal cycle is
generated.
Renewed to new values by
cache renewal cycle
Write-back mode
0
Cache renewal cycle is
generated
Renewed to new values by
cache renewal cycle
1
Cache renewal cycle is
generated. Succeedingly
write-back cycle in write-
back buffer is generated
Renewed to new values by
cache renewal cycle
Write
Hit
Write-through mode
Write cycle CPU issues is
generated.
Renewed to new values by
write cycle the CPU issues
Write-back mode
x
Not generated
Renewed to new values by
write cycle the CPU issues
Miss
Write-through mode
Write cycle CPU issues is
generated.
Not renewed*
Write-back mode
0
Cache renewal cycle is
generated.
Renewed to new values by
cache renewal cycle.
Subsequently renewed
again to new values in
write cycle CPU issues.
1
Cache renewal cycle is
generated. Succeedingly
write-back cycle in write-
back buffer is generated
Renewed to new values by
cache renewal cycle.
Subsequently renewed
again to new values in
write cycle CPU issues.
[Legend]
x:
Don't care
Note:
Cache renewal cycle: 16-byte read access, write-back cycle in write-back buffer: 16-byte
write access
*
Neither LRU renewed. LRU is renewed in all other cases.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com