| Electronic Components Datasheet Search |
|
SH7261 Datasheet(PDF) 311 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
SH7261 Datasheet(HTML) 311 Page - Renesas Technology Corp |
|
311 / 1348 page ![]() Section 9 Bus State Controller (BSC) Rev. 2.00 Sep. 07, 2007 Page 279 of 1312 REJ09B0320-0200 CKIO ACT: Row and bank activation command WR: Write command DSL: Deselect command PRA: Precharge-all command SDRAM command Data bus Single write Note: If the interval set in DRAS is longer than the period from when the WR command is issued until the DRAS interval elapses, the DWR setting is used. ACT DSL WR PRA DSL DRCD (ACT-WR) DWR (WR-PRA) DPCG (PRA-next) DRAS (ACT-PRA) d Figure 9.40 Single Write Timing Example 2 CKIO ACT: Row and bank activation command WR: Write command DSL: Deselect command PRA: Precharge-all command SDRAM command Data bus Single write ACT DSL WR DSL PRA DSL DRCD (ACT-WR) DWR (WR-PRA) DPCG (PRA-next) DRAS (ACT-PRA) d Figure 9.41 Single Write Timing Example 3 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |