| Electronic Components Datasheet Search |
|
SH7261 Datasheet(PDF) 308 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
SH7261 Datasheet(HTML) 308 Page - Renesas Technology Corp |
|
308 / 1348 page ![]() Section 9 Bus State Controller (BSC) Rev. 2.00 Sep. 07, 2007 Page 276 of 1312 REJ09B0320-0200 • Single Read Timing Setting Examples Figures 9.36 to 9.38 show the correspondence between the timing of single read operations and the set values of the SDRAMm timing register (SDmTR). Table 9.14 shows the SDRAMm timing register (SDmTR) set values for each figure. Table 9.14 SDITR Set Value Correspondence Table (Single Read Timing) Figure DRAS DRCD DPCG DCL Figure 9.36 010 00 001 010 Figure 9.37 000 01 001 010 Figure 9.38 000 01 001 011 CKIO ACT: Row and bank activation command RD: Read command PRA: Precharge-all command SDRAM command Data bus Single read ACT RD DSL PRA DSL DRCD (ACT-RD) DRAS (ACT-PRA) DCL (RD-d) DPCG (PRA-next) d Figure 9.36 Single Read Timing Example 1 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |