SH7261 datasheet(304/1348 Pages) RENESAS

Part #	SH7261

Description	32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7260 Series

PDF	1348 Pages

Scroll/Zoom	100%

Manufacturer	RENESAS [Renesas Technology Corp]

Direct Link	http://www.renesas.com

Logo

304 / 1348 page

Section 9 Bus State Controller (BSC)

Rev. 2.00 Sep. 07, 2007 Page 272 of 1312

REJ09B0320-0200

(d)

Timing Register Set Values and Access Timing

The correspondence between the SDRAMm timing register (SDmTR) set values and the read and

write access timing is described below.

• Multiple Read Timing Setting Examples

Figures 9.30 to 9.32 show the correspondence between the timing of multiple read operations

involving 4 data units and the set values of the SDRAMm timing register (SDmTR). Table

9.12 shows the SDRAMm timing register (SDmTR) set values for each figure.

Table 9.12

SDITR Set Value Correspondence Table (Multiple Read Timing)

Figure

DRAS

DRCD

DPCG

DCL

Figure 9.30

010

001

010

Figure 9.31

000

001

010

Figure 9.32

000

001

011

CKIO

ACT: Row and bank activation command

RD:

Read command

PRA: Precharge-all command

SDRAM command

Data bus

Multiple read

ACT

PRA

DSL

DRCD

(ACT-RD)

DRAS

(ACT-PRA)

DCL

(RD-d)

DPCG

(PRA-next)

Figure 9.30 Multiple Read Timing Example 1

SH7261 Datasheet(PDF) 304 Page - Renesas Technology Corp

SH7261 Datasheet(HTML) 304 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL