SH7014 datasheet(361/754 Pages) RENESAS

361 / 754 page

12. Serial Communication Interface (SCI)

Rev.5.00 Sep. 27, 2007 Page 327 of 716

REJ09B0398-0500

The BRR setting is calculated as follows:

Asynchronous mode:

N =

× 106 − 1

× 22n−1 × B

Synchronous mode:

N =

× 106 − 1

× 22n−1 × B

Legend:

B: Bit rate (bit/s)

N: Baud rate generator BRR setting (0

≤ N ≤ 255)

φ: Operating frequency (MHz)

n: Baud rate generator input clock (n = 0 to 3)

(See the following table for the clock sources and value of n.)

SMR Settings

Clock Source

CKS1

CKS2

φ/4

φ/16

φ/64

The bit rate error in asynchronous mode is calculated as follows:

Error (

%) =

− 1 × 100

(N + 1)

× B × 64 × 22n−1

φ × 106

⎧

⎨

⎩

⎧

⎨

⎩

Table 12.5 indicates the maximum bit rates in the asynchronous mode when the baud rate

generator is being used for various frequencies. Tables 12.6 and 12.7 show the maximum rates for

external clock input.

SH7014 Datasheet(PDF) 361 Page - Renesas Technology Corp

SH7014 Datasheet(HTML) 361 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL