SH7014 datasheet(224/754 Pages) RENESAS

224 / 754 page

9. Direct Memory Access Controller (DMAC)

Rev.5.00 Sep. 27, 2007 Page 190 of 716

REJ09B0398-0500

9.5

Usage Notes

1. Other than the DMA operation register (DMAOR) accessing in word (16 bit) units, access all

registers in word (16 bit) or longword (32 bit) units.

2. When rewriting the RS0 to RS3 bits of CHCR0, CHCR1, first clear the DE bit to 0 (set the DE

bit to 0 before doing rewrites with a CHCR byte address).

3. When an NMI interrupt is input, the NMIF bit of the DMAOR is set even when the DMAC is

not operating.

4. Set the DME bit of the DMAOR to 0 and make certain that any DMAC received transfer

request processing has been completed before entering standby mode.

5. Do not access the DMAC or BSC on-chip peripheral modules from the DMAC.

6. When activating the DMAC, do the CHCR or DMAOR setting as the final step. There are

instances where abnormal operation will result if any other registers are established last.

7. After the DMATCR count becomes 0 and the DMA transfer ends normally, always write a 0 to

the DMATCR, even when executing the maximum number of transfers on the same channel.

There are instances where abnormal operation will result if this is not done.

8. When detecting external requests by falling edge, maintain the external request pin at high

level when performing the DMAC establishment.

9. When operating in single address mode, establish an external address as the address. There are

instances where abnormal operation will result if an internal address is established.

10. Do not access DMAC register empty addresses (H'FFFF86B2 to H'FFFF86BF, H'FFFF86E4 to

H'FFFF86FF). Operation cannot be guaranteed when empty addresses are accessed.

SH7014 Datasheet(PDF) 224 Page - Renesas Technology Corp