Electronic Components Datasheet Search
  English  ▼

X  

SH7014 Datasheet(PDF) 278 Page - Renesas Technology Corp

Part # SH7014
Description  32-Bit RISC Microcomputer
PDF  754 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7014 Datasheet(HTML) 278 Page - Renesas Technology Corp

Back Button SH7014 Datasheet HTML 274Page - Renesas Technology Corp SH7014 Datasheet HTML 275Page - Renesas Technology Corp SH7014 Datasheet HTML 276Page - Renesas Technology Corp SH7014 Datasheet HTML 277Page - Renesas Technology Corp SH7014 Datasheet HTML 278Page - Renesas Technology Corp SH7014 Datasheet HTML 279Page - Renesas Technology Corp SH7014 Datasheet HTML 280Page - Renesas Technology Corp SH7014 Datasheet HTML 281Page - Renesas Technology Corp SH7014 Datasheet HTML 282Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 278 / 754 page
background image
10. Multifunction Timer Pulse Unit (MTU)
Rev.5.00 Sep. 27, 2007 Page 244 of 716
REJ09B0398-0500
100
% Duty Cycle: Figure 10.27 shows an example of a 100% duty cycle PWM waveform output
in PWM mode.
In PWM mode, when setting cycle = duty cycle the output waveform does not change, nor is there
a change of waveform for the first pulse immediately after clearing the counter.
TGRA
TCNT value
TGRB rewrite
TGRB
TIOCA
TIOCA
Time
Time
100
% duty cycle
Output does not change if period register and duty
cycle register compare matches occur simultaneously
Output does not change if period register and duty
cycle register compare matches occur simultaneously
TGRB rewrite
TGRB rewrite
TGRA
TCNT value
TGRB rewrite
TGRB
TGRB rewrite
100
% duty cycle
0
% duty cycle
TGRB rewrite
Figure 10.27 PWM Mode Operation Example (100
% Duty Cycle)
10.4.7
Phase Counting Mode
The phase counting mode detects the phase differential of two external clock inputs and counts the
TCNT counter up or down. This mode can be set for channels 1 and 2.
When set in the phase counting mode, an external clock is selected for the counter input clock,
regardless of the settings of the TPSC2 to TPSC0 bits of TCR or the CKEG1 and CKEG0 bits.
TCNT also becomes an up/down counter. Since the TCR CCLR1/CCLR0 bits, TIOR, TIER, and
TGR functions are all enabled, input capture and compare-match functions and interrupt sources
can be used.
When the TCNT counter is incrementing, an overflow sets the TSR register TCFV (overflow
flag). When it is decrementing, an underflow sets the TCFU (underflow flag).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com