7641 datasheet(357/385 Pages) RENESAS

357 / 385 page

Rev.2.00

Aug 28, 2006

page 78 of 108

7641 Group

REJ09B0336-0200

APPENDIX

3.5 Control registers

USB interrupt status register 1

b7 b6 b5 b4 b3 b2 b1 b0

USB interrupt status register 1

(USBIS1 : address 5216)

Name

Functions

At reset R W

USB endpoint 1 IN

interrupt status flag

(INTST2)

USB endpoint 1 OUT

interrupt status flag

(INTST3)

0 : Except the following conditions

1 : Set at any one of the following

conditions:

• A packet data of endpoint 0 is

successfully received

• A packet data of endpoint 0 is

successfully sent

• DATA_END bit of endpoint 0 is

cleared to “0”

• FORCE_STALL bit of endpoint 0 is

set to “1”

• SETUP_END bit of endpoint 0 is set

to “1”.

0 : Except the following conditions

1 : Set at which of the following

conditions:

• A packet data of endpoint 1 is

successfully sent

• UNDER_RUN bit of endpoint 1 is set

to “1”.

USB endpoint 2 IN

interrupt status flag

(INTST4)

0 : Except the following conditions

1 : Set at which of the following

conditions:

• A packet data of endpoint 2 is

successfully sent

• UNDER_RUN bit of endpoint 2 is set

to “1”.

USB endpoint 3 IN

interrupt status flag

(INTST6)

0 : Except the following conditions

1 : Set at which of the following

conditions:

• A packet data of endpoint 3 is

successfully sent

• UNDER_RUN bit of endpoint 3 is set

to “1”.

USB endpoint 0 interrupt

status flag (INTST0)

Nothing arranged for this bit. Fix this bit to “0”.

✽

0 : Except the following conditions

1 : Set at any one of the following

conditions:

• A packet data of endpoint 1 is

successfully received

• OVER_RUN bit of endpoint 1 is set to

“1”

• FORCE_STALL bit of endpoint 1 is set

to “1”.

USB endpoint 2 OUT

interrupt status flag

(INTST5)

✽

0 : Except the following conditions

1 : Set at any one of the following

conditions:

• A packet data of endpoint 2 is

successfully received

• OVER_RUN bit of endpoint 2 is set to

“1”

• FORCE_STALL bit of endpoint 2 is set

to “1”.

USB endpoint 3 OUT

interrupt status flag

(INTST7)

✽

0 : Except the following conditions

1 : Set at any one of the following

conditions:

• A packet data of endpoint 3 is

successfully received

• OVER_RUN bit of endpoint 3 is set to

“1”

• FORCE_STALL bit of endpoint 3 is set

to “1”.

✽: “0” can be set by software, but “1” cannot be set.

To clear the bit set to “1”, write “1” to the bit.

Fig. 3.5.49 Structure of USB interrupt status register 1

7641 Datasheet(PDF) 357 Page - Renesas Technology Corp

7641 Datasheet(HTML) 357 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL