 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
7641 Datasheet(PDF) 277 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
7641 Datasheet(HTML) 277 Page - Renesas Technology Corp |
|
|
277 / 385 page  Rev.2.00 Aug 28, 2006 page 146 of 148 7641 Group REJ09B0336-0200 APPLICATION 2.12 Clock generating circuit Fig. 2.12.14 Setting of relevant registers after detecting power failure Timer 1 (address 2416) T102 Set (Division ratio -1) (T1 = 2 (0216), T2 = 227 (E216) Timer 123 mode register (address 2916) 0 T123M0 Timer 1 count: Operating 0 1 Timer 1 count source: f(XCIN)/2 Timer 2 count source: Timer 1 output Interrupt control register B (address 0616) ICONB 1 Timer 1 interrupt: Disabled CPU mode register A (address 0016) 1 CPMA 011 XCIN-XCOUT oscillating 1 XIN-XOUT stopped External clock selected as internal system clock f(XCIN) selected as external clock Timer 1, 2 write: Write value in latch and counter 0 Timer 2 interrupt: Enbled Timer 2 (address 2516) T2 227 b0 b0 b7 b7 b0 b7 b0 b7 b0 b7 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
