 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
7641 Datasheet(PDF) 274 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
7641 Datasheet(HTML) 274 Page - Renesas Technology Corp |
|
|
274 / 385 page  Rev.2.00 Aug 28, 2006 page 143 of 148 7641 Group REJ09B0336-0200 APPLICATION 2.12 Clock generating circuit Control procedure: Set the relevant registers in the order shown below to prepare for a power failure. Fig. 2.12.11 Control procedure Initialization CCR (address 1F16) CPMA (address 0016) 100000002 00011XXX2 CPMA (address 0016), bit 7 CPMA (address 0016), bit5 1 (Note) 1 (Note) RESET f(XCIN) (low-speed mode) selected as internal system clock Main clock f(XIN) oscillation stopped Note: Do not switch simultaneously. Return processing from power failure Set timer interrupt to occurs every second. Execute WIT instruction. At power failure, clock count is performed during timer interrupt processing (every second). When selecting main clock f(XIN) (high-speed mode) Detect power failure ? N Y Return condition from power failure completed ? N Y qX: This bit is not used here. Set it to “0” or “1” arbitrarily. ≈ ≈ |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
