Electronic Components Datasheet Search
  English  ▼

X  

SH7018 Datasheet(PDF) 150 Page - Renesas Technology Corp

Part # SH7018
Description  SuperH??RISC engine
PDF  431 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7018 Datasheet(HTML) 150 Page - Renesas Technology Corp

Back Button SH7018 Datasheet HTML 146Page - Renesas Technology Corp SH7018 Datasheet HTML 147Page - Renesas Technology Corp SH7018 Datasheet HTML 148Page - Renesas Technology Corp SH7018 Datasheet HTML 149Page - Renesas Technology Corp SH7018 Datasheet HTML 150Page - Renesas Technology Corp SH7018 Datasheet HTML 151Page - Renesas Technology Corp SH7018 Datasheet HTML 152Page - Renesas Technology Corp SH7018 Datasheet HTML 153Page - Renesas Technology Corp SH7018 Datasheet HTML 154Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 150 / 431 page
background image
134
8.4.5
Cascade Connection Mode
Cascade connection mode is a function that connects the 16-bit counters of two channels together
to act as a 32-bit counter.
This function operates by using the TPSC2 to TPSC0 bits of the TCR register to set the channel 1
counter clock to count by TCNT2 counter overflow.
Table 8.6 shows the cascade connection combinations.
Table 8.6
Cascade Connection Combinations
Combination
Upper 16 Bits
Lower 16 Bits
Channel 1, channel 2
TCNT1
TCNT2
Procedure for Setting Cascade Connection Mode (Figure 8.21):
1. Set the TPSC2 to TPSC 0 bits of the channel 1 timer control register (TCR) to B'111 to select
“count by TCNT2 overflow.”
2. Set the CST bits corresponding to the upper and lower 16 bits in the TSTR to 1 to start the
count operation.
Cascade connection operation
Select cascade connection
Start counting
Cascade connection operation
(1)
(2)
Figure 8.21 Procedure for Selecting Cascade Connection Mode
Cascade Connection Mode Examples—Input Capture: Figure 8.22 shows an example of
operation when the TCNT1 counter is set to count on TCNT2 overflow, the TGR1A and TGR2A
registers are set as input capture registers, and the TIOC pin rising edge is selected.
Through simultaneous input of the rising edge to the TIOC1A and TIOC2A pins, 32-bit data is
transferred, with the upper 16 bits to the TGR1A register and the lower 16 bits to the TGR2A
register.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com