| Electronic Components Datasheet Search |
|
SH7018 Datasheet(PDF) 186 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
SH7018 Datasheet(HTML) 186 Page - Renesas Technology Corp |
|
186 / 431 page ![]() 170 9.1.2 Block Diagram Figure 9.1 shows a block diagram of 8-bit timer 2 (TIM2). Interrupt control Clock Clock selection CMI (interrupt request signal) Comparator T2CNT T2COR T2CSR Module bus Bus interface φ/2 φ/8 φ/32 φ/128 φ/512 φ/2048 φ/4096 8-bit timer 2 T2CSR: T2CNT: T2COR: Timer 2 control/status register Timer 2 counter Timer 2 constant register Figure 9.1 Block Diagram of 8-Bit Timer 2 9.1.3 Register Configuration 8-bit timer 2 (TIM2) has three registers for compare match cycle setting, clock selection, and other functions. The register configuration is shown in table 9.1. All the registers are 16 bits in size, and are initialized by a power-on reset. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |