Electronic Components Datasheet Search
  English  ▼

X  

SH7052 Datasheet(PDF) 598 Page - Renesas Technology Corp

Part # SH7052
Description  SuperHTM RISC engine
PDF  919 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7052 Datasheet(HTML) 598 Page - Renesas Technology Corp

Back Button SH7052 Datasheet HTML 594Page - Renesas Technology Corp SH7052 Datasheet HTML 595Page - Renesas Technology Corp SH7052 Datasheet HTML 596Page - Renesas Technology Corp SH7052 Datasheet HTML 597Page - Renesas Technology Corp SH7052 Datasheet HTML 598Page - Renesas Technology Corp SH7052 Datasheet HTML 599Page - Renesas Technology Corp SH7052 Datasheet HTML 600Page - Renesas Technology Corp SH7052 Datasheet HTML 601Page - Renesas Technology Corp SH7052 Datasheet HTML 602Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 598 / 919 page
background image
572
• Bit 4—A/D Continuous Scan (ADCS): Selects either single-cycle scan or continuous scan in
scan mode. This bit is valid only when scan mode is selected. See section 16.4.2, Scan Mode,
for details.
Bit 4:
ADCS
Description
0
Single-cycle scan
(Initial value)
1
Continuous scan
• Bits 3 to 0—Reserved: These bits are always read as 1, and should only be written with 1.
16.2.4
A/D Control/Status Register 1 (ADCSR1)
A/D control/status register 1 (ADCSR1) is an 8-bit readable/writable register whose functions
include selection of the A/D conversion mode for A/D1.
ADCSR1 is initialized to H'00 by a power-on reset, and in hardware standby mode and software
standby mode.
Bit:
7
6
5
4
3
2
1
0
ADF
ADIE
ADM1
ADM0
CH3
CH2
CH1
CH0
Initial value:
0
0
0
0
0
0
0
0
R/W:
R/(W)*
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Note: * Only 0 can be written, to clear the flag.
• Bit 7—A/D End Flag (ADF): Indicates the end of A/D conversion.
Bit 7:
ADF
Description
0
Indicates that A/D1 is performing A/D conversion, or is in the idle state
(Initial value)
[Clearing conditions]
• When ADF is read while set to 1, then 0 is written to ADF
•••• When the DMAC is activated by ADI2
1
Indicates that A/D1 has finished A/D conversion, and the digital value has been
transferred to ADDR
[Setting conditions]
• Single mode: When A/D conversion ends
• Scan mode: When all set A/D conversions end
The operation of the A/D converter after ADF is set to 1 differs between single mode and scan
mode.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com